


# Simulation updates




# What's new



- Matrix dimensions update:
  - 200x256 pixels (50x256 sub-matrices)
  - 50 um pitch

# What's new


- Matrix dimensions update:
  - 200x256 pixels (50x256 sub-matrices)
  - 50 um pitch
- Code optimization
  - Substantial: more robust concentrators
  - Formal: code maintenance



# What's new

- Matrix dimensions update:
  - 200x256 pixels (50x256 sub-matrices)
  - 50 um pitch
- Code optimization
  - Substantial: more robust concentrators
  - Formal: code maintenance
- Monte Carlo generator
  - Rewritten from scratch
  - Now generation of clustered events
  - Knobs: 
    - Cluster dispersion distribution in (z,phi)
    - Physical time resolution (test\_clock), hit/miss thresholds = Global hit rate



# What's new


- Matrix dimensions update:
  - 200x256 pixels (50x256 sub-matrices)
  - 50 um pitch
- Code optimization
  - Substantial: more robust concentrators
  - Formal: code maintenance
- Monte Carlo generator
  - Rewritten from scratch
  - Now generation of clustered events
  - Knobs: 
    - Cluster dispersion distribution in (z,phi)
    - Physical time resolution (test\_clock), hit/miss thresholds = Global hit rate
  - Arbitrary pattern extraction by geometrical rules




Cluster spread extraction  
Es. (5,5)



Phi spread

Z spread




# What's new

- Matrix dimensions update:
  - 200x256 pixels (50x256 sub-matrices)
  - 50 um pitch
- Code optimization
  - Substantial: more robust concentrators
  - Formal: code maintenance
- Monte Carlo generator
  - Rewritten from scratch
  - Now generation of clustered events
  - Knobs: 
    - Cluster dispersion distribution in (z,phi)
    - Physical time resolution (test\_clock), hit/miss thresholds = Global hit rate
  - Arbitrary pattern extraction by geometrical rules



Cluster spread extraction  
Es. (5,5)


Phi spread





P1- P2 points extraction




# What's new

- Matrix dimensions update:
  - 200x256 pixels (50x256 sub-matrices)
  - 50 um pitch
- Code optimization
  - Substantial: more robust concentrators
  - Formal: code maintenance
- Monte Carlo generator
  - Rewritten from scratch
  - Now generation of clustered events
  - Knobs: 
    - Cluster dispersion distribution in (z,phi)
    - Physical time resolution (test\_clock), hit/miss thresholds = Global hit rate
  - Arbitrary pattern extraction by geometrical rules




Cluster spread extraction  
Es. (5,5)



Phi spread



Pattern evaluation


# What's new

- Matrix dimensions update:
  - 200x256 pixels (50x256 sub-matrices)
  - 50 um pitch
- Code optimization
  - Substantial: more robust concentrators
  - Formal: code maintenance
- Monte Carlo generator
  - Rewritten from scratch
  - Now generation of clustered events
  - Knobs: 
    - Cluster dispersion distribution in (z,phi)
    - Physical time resolution (test\_clock), hit/miss thresholds = Global hit rate
  - Arbitrary pattern extraction by geometrical rules
  - Pattern check (grey pixels are forbidden)



Cluster spread extraction  
Es. (5,5)


Phi spread





Pattern check



# What's new




- Matrix dimensions update:
  - 200x256 pixels (50x256 sub-matrices)
  - 50 um pitch
- Code optimization
  - Substantial: more robust concentrators
  - Formal: code maintenance
- Monte Carlo generator
  - Rewritten from scratch
  - Now generation of clustered events
  - Knobs: 
    - Cluster dispersion distribution in (z,phi)
    - Physical time resolution (test\_clock), hit/miss thresholds = Global hit rate
  - Arbitrary pattern extraction by geometrical rules
  - Pattern check (grey pixels are forbidden)
  - Pattern application to a random pixel of the matrix



Cluster spread extraction  
Es. (5,5)

Phi spread

Z spread







# Matrix interface

- Converging with Fabio and Giulia on a viable matrix interconnection solution
  - TSREQ bus x4 sub-matrices
  - MASK\_WRITEb for general pixel reset
  - MaskColSel\_b for TSREQ dependent pixel reset


# Simulation Diagram

Organization of the VHDL test bench architecture

-  Simulation pads
-  Physical pads
-  Simulation signals
-  Physical signals

```

--Matrix Interface (*)
ColReadEna_b : std_logic_vector(MAT_X_SIZE-1 downto 0);
LatchEna_b   : std_logic_vector(MAT_X_SIZE-1 downto 0);
Mask_Write_b : std_logic_vector(MAT_Y_SIZE-1 downto 0);
MaskColSel_b : std_logic_vector(MAT_X_SIZE-1 downto 0);
TSCNT        : std_logic_vector(TS_WIDTH-1 downto 0);
TSREQ        : std_logic_vector(N_XSUBMAT*TS_WIDTH-1 downto 0);
FastOr       : std_logic_vector(MAT_X_SIZE-1 downto 0);
PIX_DATA_M0  : std_logic_vector(SUBMAT_Y_SIZE-1 downto 0);
PIX_DATA_M1  : std_logic_vector(SUBMAT_Y_SIZE-1 downto 0);
PIX_DATA_M2  : std_logic_vector(SUBMAT_Y_SIZE-1 downto 0);
PIX_DATA_M3  : std_logic_vector(SUBMAT_Y_SIZE-1 downto 0);
    
```



Digital Chip I/O  
 -RDclk, Fast\_clk, BC\_clk  
 -reset  
 -data\_out(19:0) + data\_valid  
 -MLena + Global\_FastOR  
 -SDA, SCL, chip\_addr(2:0)

Files I/O

VHDL Test Bench Architecture

Extracted from the one used for efficiency evaluations presented at Anney and Biodola

# Now SQUARE architecture "ON AIR":

Preliminary simulations with a matrix model made in Bo

- for test bench structure trial.
- $\sim 100\text{MHz}/\text{cm}^2$

## Try-outs (3000 us, 350k/400k hits):

Cluster spread in zeta/phi

	1	2	3	4
1	100%	0%	0%	0%
2	0%	0%	0%	0%
3	0%	0%	0%	0%
4	0%	0%	0%	0%


*classic*  
CF=1

Cluster spread in zeta/phi


	1	2	3	4
1	50%	12.5%	4%	1%
2	12.5%	4%	1%	0%
3	4%	1%	0%	0%
4	1%	0%	0%	0%

CF $\sim$ 1.4

Generated hit distribution



Generated hit distribution



About optimization: 350k hits  $\rightarrow$   $\sim$ 350k words

400k hits  $\rightarrow$   $\sim$ 300k words



## Rule of thumb area estimations for the final front-end chip

Synthesized a SQUARE readout architecture fitted for a 200 x 256 matrix (50x256 sub-matrices)

Synthesis :

HCMOS9GP library (ST 130 nm like APSEL4D, 4D\_1, FE32x128)

240k logic cells

3.5 mm<sup>2</sup> **only** of std-cells area.

60 hours of 100% processor time.


	Cells	Readout Area	density
APSEL4D	100k	6 mm <sup>2</sup>	17k cell/mm <sup>2</sup>
FE4D32x128	60k	2.5 mm <sup>2</sup>	20k cell/mm <sup>2</sup>
APSEL3D_TC	12k	1.3 mm <sup>2</sup>	9.2k cell/mm <sup>2</sup>
<b>FINAL (ST130)</b>	<b>240k</b>	<b>(est) ~ 14 mm<sup>2</sup></b> ←	<b>(lowest ST) 17k cell/mm<sup>2</sup></b>
<b>TC subm.(100x160)</b>	<b>(est. 31%FINAL)~ 75k</b>	<b>(est) 8.2 mm<sup>2</sup></b> ←	<b>(TC) 9.2k cell/mm<sup>2</sup></b>

A layout without matrix interconnections geometry can be misleading.  
The estimations above represent the most probable BUT NOT SURE values  
(especially for **TC process** that is also changing design kit).



# Readout for ApseVI\_1D

- MATRIX 100x160 (2 sub-m. 50 x160)
- Column divided in:
  - 5 sparsifiers
  - 32 rows for each sparsifier
  - 8 zones for each sparsifier ( $W_{\text{zone}}=4$  pixels)



# Readout for Superpix1

- MATRIX 32x128 (2 sub-m. 16x128)
- Column divided in:
  - 4 sparsifiers
  - 32rows for each sparsifier
  - 8 zones for each sparsifier ( $W_{\text{zone}} = 4$  pixels)

