


**TIIMM0/1 prototype:
Cadence mixed
simulation/verification**

Luca Federici (INFN - LNF)
22/06/2021

Outline

- TIIMM0 Architecture setup
- TowerJazz Technology access
- SystemVerilog testbench top
- xrun AMS flow completed




TIIMM0 architecture on IN2P3 PC (TJ technology)

TIIMM0 analog:

- + copied my project on INFN PC to the IN2P3 PC and added to the cds.lib file (TIIMM0_ifederic);
- + components migrated to TowerJazz library (ts018_prim) and parameter from Weiping schematics (schematic);
- + access only to TIIMM1 library (TIIMM1_master, but TIIMM1 = TIIMM0 - TrimmDAC);
- + missing some cells link → in my own library (TIIMM1_ifederic) I created the missing cell using TIIMM1_master available cells (schematic).

TIIMM0 digital:


- * no changes



TIIMM0 architecture on IN2P3 PC (TJ technology)

TIIMM0 analog:

- + copied my project (TIIMM0_ifederic)
- + components missing schematics (sch)
- + access only to T
- + missing some components using TIIMM1_m




TIIMM0 digital:

- * no changes

TIIMM0 architecture on IN2P3 PC (TJ technology)

TIIMM0 analog:

- + copied my project on INFN PC to the IN2P3 PC and added to the cds.lib file (“TIIMM0_ifederic”);
- + components migrated to TowerJazz library (ts018_prim) and parameter from Weiping schematics (schematic);
- + access only to TIIMM1 library (“TIIMM1_master”, but TIIMM1 = TIIMM0 - TrimmDAC);
- + missing some cells link → in my own library (“TIIMM1_ifederic”) I created the missing cell using “TIIMM1_master” available cells (schematic).



TIIMM0 digital:
* no changes

TIIMM0 architecture AMS

TIIMM0:

- + SystemVerilog testbench (trivial) to test the AMS simulation flow with A+D column (SV testbench instantiating the FullColumn top (seen in previous slide))

Next steps

- + Complete the testbench for the full column mixed signals simulation/verification;
- + extend it to full matrix (?);