ARCADIA Status Report

RD_FCC Meeting with Referees June 3rd, 2021



Istituto Nazionale di Fisica Nucleare

Manuel Da Rocha Rolo (INFN) on behalf of the ARCADIA Collaboration

F. Alfonsi, G. Ambrosi, A. Andreazza, E. Bianco, G. Balbi, S. Beolè, M. Caccia, A. Candelori, D. Chiappara, T. Corradino, T. Croci, M. Da Rocha Rolo, G. F. Dalla Betta, A. De Angelis, G. Dellacasa, N. Demaria, L. De Cilladi, B. Di Ruzza, A. Di Salvo, D. Falchieri, M. Favaro, A. Gabrielli, L. Gaioni, S. Garbolino, G. Gebbia, R. Giampaolo, N. Giangiacomi , P. Giubilato, R. Iuppa, M. Mandurrino, M. Manghisoni, S. Mattiazzo, M. Mignone, C. Neubüser, F. Nozzoli, J. Olave, L. Pancheri, D. Passeri, A. Paternò, M. Pezzoli, P. Placidi, L. Ratti, E. Ricci, S. B. Ricciarini, A. Rivetti, R. Santoro, A. Scorzoni, L. Servoli, F. Tosello, G. Traversi, C. Vacchi, R. Wheadon, J. Wyss, P. Zuccon

ARCADIA: CMOS DMAPS platform at INFN

What do we want: to develop a design and fabrication platform for large-area fully-depleted CMOS sensors, at the moment targeting space, medical and future HEP infrastructures (thin sensors) and X-ray detectors (thicker sensors)

What do we need from the silicon foundry:

- ▶ access to an engineered CMOS process (already done with SEED, patented) and custom starting substrates
- access to future SPW runs for dedicated reticle size (next 3 years) and larger-than-reticle (from 2023) designs







Medical

- Low power ($\leq 40 \text{ mW/cm}^2$)
- Medium rate \approx 10 MHz 100 MHz/cm²
- Ultra low material budget (low energy)
- Very large area (≥ 16 cm²)
- 3-side buttable design
- Low to medium rad-tolerance \approx 10 kGy

e⁺e⁻

- Low power ($\leq 40 \text{ mW/cm}^2$)
- Medium rate ≈ <u>10 MHz 100 MHz / cm²</u>
- Very low material budget
- Large area (≥ 6 cm²)
- 3-side buttable design
- Low to medium rad-tolerance \approx 10 kGy

Space

- <u>Ultra low power (≤ 10 mW/cm²)</u>
- Very low rate ≈ kHz/cm²
- Low material budget
- Large area (≥ 6 cm²)
- 3-side buttable
- Low rad-tolerance ≈ 1 kGy

ARCADIA-MD1: Main Demonstrator Chip



- Pixel size 25 µm x 25 µm: process, back-side pattern and geometry validated in silicon (both MATISSE and pseudo-matrices, electrical, laser, radioactive source and microbeam).
- Matrix core 512 x 512, "side-abuttable" to accomodate a 1024 x 512 silicon active area (2.56 x 1.28 cm²). Matrix and EoC architecture, data links and payload ID: scalable to 2048 x 2048*
- Triggerless binary data readout, event rate up to 100 MHz/cm²
- First Engineering Run (SPW) with ARCADIA-MD1 by 11/2020, 2nd full CMOS maskset mid-2021 (higher data throughput, SEU protection, on-chip data compression), 3rd SPW mid-2022 with design fixes, explorative sensor and CMOS designs





- BN3741/2: **ARCADIA-MD1a**/b
- BN3743: ARCADIA-miniD (debug)
- BN3744: ARCADIA-miniD with on-chip LDOs for large-scale yield management
- BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSF2020 and MATISSF1 ow Power (front-end for space instruments)
- BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel monolithic strip and embedded readout electronics





- BN3741/2: **ARCADIA-MD1**a/b
- BN3743: ARCADIA-miniD (debug)
- BN3744: ARCADIA-miniD with on-chip LDOs for large-scale yield management
- BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSF2020 and MATISSF1 ow Power (front-end for space instruments)
- BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel monolithic strip and embedded readout electronics





- BN3741/2: ARCADIA-MD1a/b
- BN3743: **ARCADIA-miniD** (debug)
- BN3744: ARCADIA-miniD with on-chip LDOs for large-scale yield management
- BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSF2020 and MATISSF1 ow Power (front-end for space instruments)
- BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel monolithic strip and embedded readout electronics





- BN3741/2: ARCADIA-MD1a/b
- BN3743: ARCADIA-miniD (debug)
- BN3744: **TC_PMGMT** (16 on-chip programmable LDOs for large-scale yield management)
- BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSF2020 and MATISSF1 ow Power (front-end for space instruments)
- BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel monolithic strip and embedded readout electronics





- BN3741/2: ARCADIA-MD1a/b
- BN3743: ARCADIA-miniD (debug)
- BN3744: TC_PMGMT (on-chip LDOs for largescale yield management)
- BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSF2020 and MATISSF1 ow Power (front-end for space instruments)
- BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel monolithic strip and embedded readout electronics

8

ARCADIA - reticle for 1st Engineering Run





- ▶ BN3741/2: ARCADIA-MD1a/b
- ▶ BN3743: ARCADIA-miniD (debug)
- BN3744: TC_PMGMT (on-chip LDOs for largescale yield management)
- BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSE2020 and MATISSE Low
 Power (front-end for space instruments)
- ▶ BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel monolithic strip and embedded readout electronics

ARCADIA - reticle for 1st Engineering Run





- BN3741/2: ARCADIA-MD1a/b
- ▶ BN3743: ARCADIA-miniD (debug)
- BN3744: TC_PMGMT (on-chip LDOs for large-scale yield management)
- ▶ BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSE2020 and MATISSE Low Power (front-end for space instruments)
- BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel monolithic strip and embedded readout electronics

ARCADIA - reticle for 1st Engineering Run





- BN3741/2: ARCADIA-MD1a/b
- ▶ BN3743: ARCADIA-miniD (debug)
- BN3744: TC_PMGMT (on-chip LDOs for large-scale yield management)
- BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSE2020 and MATISSE Low Power (front-end for space instruments)
- BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel monolithic strip and embedded readout electronics

11





- BN3741/2: ARCADIA-MD1a/b
- BN3743: ARCADIA-miniD (debug)
- BN3744: TC_PMGMT (on-chip LDOs for large-scale yield management)
- BN3745/6: MAPS and test structures for PSI
- BN3747/8: MATISSE2020 and MATISSE I ow Power (front-end for space instruments)
- BN3749/50/51: pixel and strip test structures
- BN3752: 64-channel mixed signal ASIC for Si-Strip readout
- BN3753: 32-channel **monolithic strip and** embedded readout electronics

ARCADIA - Main Demonstrator Chip





ARCADIA-MD1 Verification Framework





OMHz 50mmColl uniform

ARCADIA DAQ Firmware



- The DAQ firmware blocks have also been inserted into the same simulation framework used for the ARCADIA-MD1 chip verification;
- * We currently have a **universal simulation framework** in which the **ARCADIA-MD1 chip is configured and readout** via IPbus atomic operations **through the DAQ blocks**. This list of atomic operations is also being translated into the software running on the PC, which is being designed.



ARCADIA-MD1/miniD Front-End Board





- 2 Samtec FireFly connectors for ASIC signals (Clock, SPI, Data)
- Possibility to use both an external low jitter Clock (via SMA connectors) or the clock provided by the FPGA
- Possibility to connect the high voltage on the DMAPS substrate or via the (wire bonded) pads on top
- Independent voltage regulators for the regional domains on-chip (IO Buffers, Analog Core, Digital Core)
- \blacktriangleright Extensive lab tests for the C-LVDS links
- PCB through-hole for matrix BSI
- \blacktriangleright production finished, in transit



Multi-plane MD1 Telescope Configuration



Pixel/Strip Test Structures



BN3

49



* strips come in different flavours:

- 25 μ m pitch pixelated + 25 μ m continuous (10+10) [2 variants]
- 10 µm pixelated (4 groups of 12 strips connected to pads) [4 variants]

\ast and pixels as well:

- Pseudo-Matrices of 1x1 and 2x2 mm²
- 50 μm (5 variants)
- 25 μ m (3 variants)
- \cdot 10 μ m (6 variants)

Getting ready for silicon: priorities



* Measurements on bonded test structures (first non-irradiated and then irradiated with xrays and neutrons), front-side and back side

- IV curves with temperature, extraction of depletion, punch-through voltages, dark current and capacitance
- Charge collection with focused pulsed laser (back-side). On pixels: only signal evolution with time and position of the laser spot. On strips: charge sharing is also possible.
- Lab. sources. (top-side and back-side)

***** Characterisation of the ARCADIA-MD1

- functional and electrical characterisation (basic functionalities with on-chip test pulse and hit injection, scurves, threshold calibration, rate assessment)
- laser scans with red and IR light (CCE vs bias voltage, uniformity, clustering and resolution)
- tests with x-ray and radioactive sources (55Fe, 241Am, 90Sr)
- cosmic ray stand (sync and event building, efficiency, resolution) and beam tests with MD1 telescopes

ARCADIA@AIDAinnovadvanced European infractine

Search...

Q



AIDAinnova Kick-off meeting

13-16 April 2021 Zoom Europe/Zurich timezone

Overview

Agenda

Contact

Registration

Participant List Videoconference Coffee breaks

	The AIDAinnova (Advancement and Innovation for Detectors at Accelerators) project begins 1 April 2021 and will run for 4 years . The kick-off meeting marks the official start of collaboration, when the 45 beneficiaries and numerous associate partners will connect together within the AIDAinnova framework. The Kick-off will consist of parallels meetings of Work Packages, plenary sessions, a
	Steering Committee and a Governing Board meeting.
ce Rooms	All the Zoom links are in the "videoconference rooms" section.
	Have a chat with the AIDAinnova members during the coffee breaks by using Wonder me at the following link: https://www.wonder.me/r?id=c17eb000-5900-4487-80f4-3ec4bfdf305a
admin@cor	

For questions or further information on the AIDAinnova Kick-off meeting please contact the Local

16:00

17:00

Coffee break

AIDAinnova-admin@cer...

IUTAI NAABUT

- EC contribution **10.0 M€**
- Activities:

• Joint Research & Networks

Organizing Committee.

Coffee/Tea Break		Coffe
Zoom	15:25 - 15:35	Zoom
Task 8.3.2: Large area scintillator det		ТЈ 18
FIANK SIMON		Konst
Task 8.4.1: Innova	ative SiPMs and fut	LF 11
		Manu
Task 8.4.2: Development of highly-gr		TJ 65
Romualuo Santoro		Jerom

		13:00 - 14:00		
APS: Introduction an Grinstein	Stream 3: WP2 - Communication, Outreach and Knowledge Transfer Aurelie Pezous, Ms Daniela Antonio			
n m Monopix: Status and Plans 3. Barbero				
n m RD50-MPW3 and beyond Ila Figueras				
nm MALTA: Status and Plans				
LF 110 nm ARCADIA: Status and Plans	E			
16:05 - 16:30(Zoom)				
Presenter Manuel Dionisi	o Da Rocha Rolo			
nm Developments and Plans				
	Zoom	14:00 - 17:00		

ARCADIA at AIDAinnova WP5 - Depleted Monolithic Active Pixel Sensors



Development of next generation monolithic CMOS devices.

- Develop a demonstrator system that can be used in future experiments and upgrades
- Improvements in many directions: timing, thickness, speed, power, area, bendability,...
- Arcadia++ more focused on future colliders: ALICE LS3, Higgs factories (FCC, CEPC)
- Project start April 2021, 4 Years.

Expression of Interest for participating in the H2020 Innovation Pilot

on detector technologies at accelerators

Name of the legal entity	Type (university, institute, laboratory, company)	Country
INFN – BO, MI, PD, PV, PG, TIFPA, TO	Institute	Italy
Univ. Oxford	University	England
PSI	Institute	Switzerland
ETH	Institute	Switzerland
Univ. Zurich	University	Switzerland
IHEP	Institute	China
IHEP Contacts: One name + e-mail per Participating institute/company	Institute participant Main contact person	China E-mail
IHEP Contacts: One name + e-mail per Participating institute/company INFN	Institute participant Main contact person Manuel Da Rocha Rolo	China E-mail darochar@to.infn.it
IHEP Contacts: One name + e-mail per Participating institute/company INFN Univ. Oxford	Institute participant Main contact person Manuel Da Rocha Rolo Daniela Bortoletto	China E-mail darochar@to.infn.it daniela.bortoletto@physics.ox.ac.uk
IHEP Contacts: One name + e-mail per Participating institute/company INFN Univ. Oxford PSI	Institute participant Main contact person Manuel Da Rocha Rolo Daniela Bortoletto Hans-Christian Kästli	China E-mail darochar@to.infn.it daniela.bortoletto@physics.ox.ac.uk hans-christian.kaestli@psi.ch
IHEP Contacts: One name + e-mail per Participating institute/company INFN Univ. Oxford PSI ETH	Institute participant Main contact person Manuel Da Rocha Rolo Daniela Bortoletto Hans-Christian Kästli Malte Backhaus	China E-mail darochar@to.infn.it daniela.bortoletto@physics.ox.ac.uk hans-christian.kaestli@psi.ch backhaus@cern.ch
IHEP Contacts: One name + e-mail per Participating institute/company INFN Univ. Oxford PSI ETH Univ. Zurich	Institute Institute Institute Main contact person Manuel Da Rocha Rolo Daniela Bortoletto Hans-Christian Kästli Malte Backhaus Florencia Canelli	China E-mail darochar@to.infn.it daniela.bortoletto@physics.ox.ac.uk hans-christian.kaestli@psi.ch backhaus@cern.ch canelli@physik.uzh.ch

ARCADIA@CEPC Detector R&D Project Identification and Tasks Arrange



С

W



The Circular Electron Positron Collider

(CEPC) is a large international scientific facility proposed by the Chinese particle physics community.

The ARCADIA/LFoundry technology is one of the two (the first being directly supported by MOST) proposals for the Vertex detector.

. Vertex

1.1. Pixel Vertex Prototype 1.2. ARCADIA/LFoundry CMOS

CEPC Detector R&D Project

1.2 ARCADIA CMOS MAPS

Document Responsible:	Manuel Rolo
Last saved by on	11/01/2021 5:00:00 PM
Revision number:	2

EPC Physics and Detector Plenary Meeting				
ednesday, January 6, 2021 from 15:00 to 17:00 (Asia/Shanghai) IHEP Multi-subject Building (228)				
Description	Zoom Connection: https://weidijia.zoom.com.cn/j/69326273597?pwd=T0hCTW9zWIFZbDd3Nng4bzI1THIwQT09			
	ID: 693 2627 3597 pwd: 378821			
	The former version of the R&D documents were last discussed in detail at a meeting on April 29, 2020 which agenda is linked below. Those late Word files can be found in the "Document" tab below. Updates should be posted into today's indico agenda.			
Material:	Minutes 🗋 agenda 🕑 document 🔄			
Wednesday	r, January 6, 2021			
15:00 - 15:20	Short introduction 20' Speaker: Joao Guimaraes Costa			
15:20 - 16:20	Discussion of Detector Project R&D Tasks <i>1h0'</i> Speakers: Roberto Ferrari (INFN), Paolo Giacomelli (INFN-Bo), Francesco Grancagnolo (INFN-Lecce), Suen Hou (IPAS), LI Gang (EPC.IHEP), Prof. Zhen An LIU Zhenan (IHEP), Dr. Weidong Li (高能所), Prof. Zhijun Liang (IHEP), Dr. Jianbei Liu (University of Science and Technology of China), Dr. Yong Liu (Institute of High Energy Physics), Prof. Qun OUYANG (IHEP), Dr. Huirong Qi (Institute of High Energy Physics, CAS), RUAN Manqi, Prof. Meng Wang (Shandong University), Haijun Yang (Shanghai Jiao Tong University), Dr. Hongbo ZHU (IHEP), Mr. Zian ZHU Zian (高能所), Prof. Liang Li (Shanghai Jiao Tong University), Manuel Dionisio Da Rocha Rolo (INFN Torino), Dr. Xiaolong Wang (Institute of Modern Physics, Fudan University), Dr. Sheng-Sen Sun (Institute of High Energy Physics)			
	1.1 Vertex 15' Speakers: Prof. LIANG Zhijun, Prof. Qun OUYANG (IHEP), Joao Guimaraes Costa			
(1.2 ARCADIA CMOS MAPS 15' Speaker: Manuel Dionisio Da Rocha Rolo (INFN Torino) Material: Slides 🔄			

Platform for sensor design and fabrication

Discussion on the use of SEED/ARCADIA for the R&D towards CEPC started in 2019.



2019-11-25



INFN and IHEP can share CMOS design databases and program shared tapeouts to foundry

* Discussion started on <u>design and fabrication flow towards a Joint IHEP-INFN MAPS</u>:

- INFN provides IHEP with a signal sample database and a simplified sensor geometry
- ▶ IHEP designs (in-house or in cooperation with INFN) a CMOS MAPS using LFoundry LF11is
- ▶ INFN cares the final DRC on IHEP's gds2, validation of the design and production



ARCADIA: status and plans in a nutshell



- *** ARCADIA** has now secured a total budget of 1.4 M \in with several groups working on:
 - Sensor R&D and Technology
 - CMOS IP Design and Chip Integration
 - Data Acquisition for electrical characterisation and beam tests with multi-chip telescopes
 - Radiation Hardness qualification
 - System-level characterisation for Medical (pCT), Future Leptonic Colliders and Space Instruments

* Schedule for 2021-2022

- ▶ all hardware and firmware ready for testing, first silicon just delivered
- Ist SPW run included <u>800 mm2 of innovative DMAPS</u>, sensor and CMOS technology (first tests on sensors are ok, wafers currently being diced)
- 2nd run mid-2021: in preparation, <u>3rd run planned for mid-2022;</u>





Thank you for listening!

