




Development of a Portable Mu2e TDAQ System

Ryan Rivera – Mu2e Trigger & DAQ Level 2 Manager

August 04, 2021




Outline


- Introduce Mu2e and TDAQ
- Overview of TDAQ current status
- Details of Timing Distribution
- Student opportunity for Portable Timing System

What is Mu2e?

- An experiment at Fermilab (near Chicago) to probe physics beyond the Standard Model.
 - To observe muon-to-electron conversions
 - Observing it, or not, opens the next physics theory doors
- Challenging! Few events per 10^{17} stopped muons



Where is Mu2e?




Mu2e








Where is Mu2e?



How does Mu2e work?










Mu2e

Fermilab

Instrumentation Feedthrough Bulkhead mock-up looking west



Racks in DAQ Room



TDAQ Scope

- Trigger & Data Acquisition Includes
 - Optical links between detector and DAQ (bi-directional, control and data)
 - DAQ Servers (detector interface, event building, online processing)
 - Timing System
 - Detector Control System (slow controls)
 - Control room
 - All associated software
- Does not include
 - Detector electronics (digitizers and readout controllers)
 - Safety systems

TDAQ Subprojects


- Management
Organization, Schedule, Cost Estimates, QA, Risks, ES&H
- System Design & Test
Requirements, System Architecture, System Test
- Data Acquisition
Data Readout, Timing System
- Data Processing
Online Computing and Data Filters
- Controls & Networking
General-purpose Networking, Slow Controls, Control Room

Mu2e




Mu2e Accelerator Spill

- 25K proton pulses delivered during 43ms spills



Event Counts per Cycle





$$\text{On-spill (0.4s)} \rightarrow 8 * 43.1\text{ms} / 1.695\mu\text{s} = 203.4\text{K On-spill events/cycle}$$

$$\text{Off-spill (1s)} \rightarrow (7 * 5\text{ms} + 1020\text{ms}) / 100\mu\text{s} = 10.5\text{K Off-spill events/cycle}$$

Event Building Design

- **Assumption** that ON-Spill is overwhelming, and OFF-Spill is quiet.
- **Design goal** was to take advantage of OFF-Spill quiet time.
- **Approach** was to invest in *large* front-end buffers to smooth out data transfer over full accelerator cycle.
 - Front-ends required to have at least 1 second buffer.
 - Data from 0.4 seconds is transferred over full 1.4 seconds.
- **Result:**
 - Tracker and Calorimeter ROCs have 0.5 GB each
 - CRV ROCs have 1s buffers in FEBs (4 GB/FEB?).
 - PRE-Switch DAQ FPGAs have 2 GB each
 - POST-Switch DAQ FPGAs have 2 GB each

ROC Buffer and Event Index during cycle



TDAQ Current Status


- Trigger & DAQ team is in debug and optimization phase:
 - balancing vertical and horizontal slice support while delivering on demonstrations.
 - Chain-of-10 DTCs demonstrated in FY21
 - Full-scale Hardware Event Building not yet demonstrated (not needed for KPP)
- Collaboration has been active (though we could always use more help – like Italian students!):
 - Trigger, DCS/EPICS, Vertical Slice Tests, DQM
- Still need to buy servers
 - needed for full-scale hardware event building
- Detector timing calibration and verification tools will be valuable!

Portable Mu2e TDAQ



- The concept is a mobile timing verification unit that is the golden standard for Mu2e timestamping of data
 - Components:
 - Detector
 - Readout linked to TDAQ
 - Mechanics to keep it safe and make it user friendly
- Could be an ideal project for mechanical and electrical engineers to work together
- How does Mu2e timestamping work?

Top of the Mu2e Timing Tree

- Top of the timing tree is the Command Fan-Out module (CFO)
 - PCIe FPGA card in a TDAQ server
- **Inputs** to CFO
 - RF0 signal ← from Accelerator
 - Run Plan to specify how to collect data and/or calibrate
- **Outputs** from CFO
 - Mu2e system clock: 40 MHz (25 ns)
 - Start-of-event-window marker
 - Heartbeat packet (16 bytes) to specify the detail of each Event Window




What does Event Window synchronization mean?




Event Window is defined at CFO.

Signals travel to different boards and through fibers/cables of different lengths.



Must line up Event Window at timestamping front-ends.




Pictorially: Event Window synchronization



Event Window defined at CFO

Step 1. Measure travel time through different boards and through fibers of different lengths


Step 2: after delays applied at ROC: Event Windows synchronized at timestamping front-ends




Event Window Synchronization

- To line up Event Windows the approach is to delay each front-end to match front-end with longest latency.
- How do we determine delay?
 - Calculate from Signal Loopback


The Test Stand




Data Acquisition




The Test Stand



The Test Stand



The Test Stand




Jitter Measurement Approach

- We want to measure jitter from ROC-to-ROC
 - We use timestamping clock from ROC0 as trigger and we sample timestamping clock from ROC1
 - Timestamping clock for these measurements was 200MHz (5ns periods)

Jitter Test Topology


ROC-to-ROC comparison on parallel DTCs



Jitter Test Topology Results

ROC-to-ROC comparison on parallel DTCs

- 27K samples
- StdDev = 109.5ps
- 65% of samples were in a 220ps window.
- 98% of samples were in a 440ps window.
- 100% of samples were in a 561ps window.



Effect of jitter

The effect of the jitter is to blur the clock edges after the Event Window synchronization ($t=0$)


Time
stamp

0

1

2



3




ROC timestamping

The effect of the jitter is to blur the clock edges after the Event Window synchronization ($T=0$)

Example:
timestamps 0
@ 200 MHz




The Timestamping Test Stand



Timestamping setup

Idea: timestamp asynchronous data received
simultaneously at the ROCs



CAPTAN = “Front-end” = FPGA
sending data to ROC0 and
ROC1 on **wires of same length**

Loopback Measurements

```
Info (17:44:53) CF0FrontEndInterface: Looping back DTC0 ROC0
Debug (17:44:58) CF0FrontEndInterface: LOOPBACK: on DTC 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 155 ] = 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 156 ] = 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 157 ] = 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 158 ] = 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 159 ] = 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 160 ] = 83
Debug (17:44:58) CF0FrontEndInterface: delay [ 161 ] = 17
Debug (17:44:58) CF0FrontEndInterface: delay [ 162 ] = 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 163 ] = 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 164 ] = 0
Debug (17:44:58) CF0FrontEndInterface: delay [ 165 ] = 0
Info (17:45:02) CF0FrontEndInterface: Looping back DTC1 ROC0
Debug (17:45:07) CF0FrontEndInterface: LOOPBACK: on DTC 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 211 ] = 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 212 ] = 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 213 ] = 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 214 ] = 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 215 ] = 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 216 ] = 38
Debug (17:45:07) CF0FrontEndInterface: delay [ 217 ] = 62
Debug (17:45:07) CF0FrontEndInterface: delay [ 218 ] = 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 219 ] = 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 220 ] = 0
Debug (17:45:07) CF0FrontEndInterface: delay [ 221 ] = 0
Info (17:45:07) CF0FrontEndInterface: -----
Info (17:45:07) CF0FrontEndInterface: FULL SYSTEM loopback DONE
Info (17:45:07) CF0FrontEndInterface: chain 0 - DTC 0 - ROC 0 = 160.17
Info (17:45:07) CF0FrontEndInterface: chain 0 - DTC 1 - ROC 0 = 216.62
```

First guess is to apply $56/2 = 28$ clocks of offset. But path out may not perfectly match latency of path back.

Timestamping Measurements

```
Toggle Color Scheme          Clear Console  Show Side Bar

delay [ 216 ] = 0
-----
FULL SYSTEM loopback DONE
chain 0 - DTC 0 - ROC 0 = 165.17
chain 0 - DTC 1 - ROC 0 = 211.62
-----
Making logbook entry: Run stopping.
Read 0 -> DTC0 timestamp 35854
Read 0 -> DTC1 timestamp 35848
Read 1 -> DTC0 timestamp 21275
Read 1 -> DTC1 timestamp 21269
Read 2 -> DTC0 timestamp 39400
Read 2 -> DTC1 timestamp 39394
Read 3 -> DTC0 timestamp 7447
Read 3 -> DTC1 timestamp 7441
Read 4 -> DTC0 timestamp 30864
Read 4 -> DTC1 timestamp 30858
Read 5 -> DTC0 timestamp 27819
Read 5 -> DTC1 timestamp 27813
Read 6 -> DTC0 timestamp 12206
Read 6 -> DTC1 timestamp 12200
Read 7 -> DTC0 timestamp 8247
Read 7 -> DTC1 timestamp 8241
Read 8 -> DTC0 timestamp 20415
Read 8 -> DTC1 timestamp 20409
Read 9 -> DTC0 timestamp 25083
Read 9 -> DTC1 timestamp 25077
```

Consistent delta of 6.

So apply +6 to DTC0 event window offset (to delay timestamp reset moment).

Manual Timestamping GUI

Type:DTCFrontEndInterface Supervisor(FESupervisor1:311) UID:DTC0

"ROC_Read()" RequiredPermissions=1

Inputs:

rocLinkIndex =

address =

Outputs:

Last ran... Wed Nov 21 16:28:59 2018 CST

readData = 1217

Timestamp @ ROC 0

[Run](#)

Type:DTCFrontEndInterface Supervisor(FESupervisor2:312) UID:DTC1

"ROC_Read()" RequiredPermissions=1

Inputs:

rocLinkIndex =

address =

Outputs:

Last ran... Wed Nov 21 16:29:01 2018 CST

readData = 1217

Timestamp @ ROC 1


[Run](#)

Value of Portable Timing Verification Unit

- In the real experiment, we would like to confirm the timestamping clocks of two ROCs or two detectors have the same $T=0$ moment.
- Need a particle or calibration pulse to traverse both detector component and check timestamp.
- With a mobile trusted source for $T=0$, the two detector components to not have to be physically close!
 - $A : B$ and $A : C$.. Then $B : C$

Design of Portable Timing Verification Unit

- Could be ... Prototype ROC in Polar Fire dev kit formfactor
 - Core ROC firmware already developed for form factor
 - Need to define detector and mechanics



Next Steps

- Choose detector form-factor
 - Consider bias voltage and surface area
- Develop user friendly mechanical package
- In parallel, verify FPGA firmware and software loopback and timestamping
 - Becomes golden standard for Mu2e timestamping during experiment operation!
- Portable timing verification unit could be great summer project for mechanical and electrical engineering students to work on together.


Backup

Loopback measurement: essential detail

Wait a second... Since the loopback measures the average of the distribution below (StdDev ~ 112.1 ps), and the CFO measures time in 5 ns bins (200 MHz), why don't we get exactly the same bin every time?


A: ROC Tx (going to DTC) is *asynchronous* with the ROC Rx (coming from DTC)

- The (slight) frequency difference in Tx vs. Rx effectively scans across Rx clock bins
- Maybe want to explicitly make ROC Tx vs. Rx frequency different so we don't rely on slight differences between clocks




See later for jitter measurements

Relative timestamping at two unsynchronized ROCs



Due to different fiber lengths, $T=0$ arrives at different times at ROC0 and ROC1
(Note: at test stand, ROC has 5 ns bins)


Simultaneous data at unsynchronized ROCs



Event 1 sent at a random time, received simultaneously at ROCs:

$$TS(ROC0) = 1 \text{ and } TS(ROC1) = 1 \rightarrow TS(ROC1-ROC0) = 0$$


Simultaneous data at unsynchronized ROCs



Event 2 sent at a random time, received simultaneously at ROCs:

$$TS(ROC0) = 2 \text{ and } TS(ROC1) = 1 \rightarrow TS(ROC1-ROC0) = +1$$


Simultaneous data at unsynchronized ROCs



Event 3 sent at a random time, received simultaneously at ROCs:

$$TS(ROC0) = 1 \text{ and } TS(ROC1) = 0 \rightarrow TS(ROC1-ROC0) = +1$$


Simultaneous data at unsynchronized ROCs



Event 4 sent at a random time, received simultaneously at ROCs:


$$TS(ROC0) = 3 \text{ and } TS(ROC1) = 3 \rightarrow TS(ROC1-ROC0) = 0$$

Simultaneous data at unsynchronized ROCs




Sending enough random data and histogramming time difference:
effectively scans ROC0 timestamp relative to ROC1




Relative timestamp vs relative loopback



Linear fit



Detailed look within each cluster



- Blue = data w/ uncertainties
 - 1000 loopbacks (X-axis)
 - 100 timestamps (Y-axis)
- Orange = fit to full data set
 - Slope = -0.5
 - Intercept = 104.2
- Structure w/in each cluster?


Plan: proceed with synchronization plan

Use loopback to determine coarse (5ns) + fine (250ps) delays for each ROC to synchronize Event Windows ($t=0$) to 250 ps



Note: coarse delay applied at ROC for this fiber length

(that's why this relative timestamp intercepts 0...)



January 2021: Tracker Event Window Marker Sync


- January 27, 2021: Tracker & TDAQ demonstrated Event Window Marker sync between Polar Fire Avalanche development card ROC and Tracker DRAC.
 - Event window marker fixed relative phase relationship survived all permutations of power down and reset of DTC/DevCard/DRAC!



1. Startup




2. Reset DTC
(random phase)




3. Send Link Align

End-to-End Schematic of TDAQ Fiber Links



- OM2 Rad-Hard fiber expected to be Draka Elite Super Rad Hard fiber
- OM3 fiber expected to be Corning ClearCurve fiber
- Expected total path <100m

Terminology Topology



Terminology

- **Fragment**

- Complete dataset at one ROC for an event window consisting of a **Data Header** packet and subsequent **Data Payload** packets as specified in [docdb 4914](#). Event windows at ROCs are synchronized using Heartbeat Packets and Markers as described in [docdb 18222](#).

- **Subevent**

- Complete dataset at one DTC pre-switch (i.e., before the event building switch) consisting of one **Fragment** from each ROC connected to the DTC (up to 6 ROCs allowed).

- **Event**

- Complete dataset at one DTC post-switch (i.e., after the event building switch) consisting of one **Subevent** from each DTC in the partition.