





IP-CORES for High Speed Data Links


March 10th, 2021

IP-CORES for High Speed Links

- Development of a library of radiation tolerant IP-cores for the implementation of the high speed serial links for the data readout in FE ASICs
 - TID => 1 Grad
 - Data Rate => 25 Gbps
 - Compatibility with Off-The-Shelf Components (FPGA Transceivers)
- IP-Cores
 - PLL => OUT0 = 25GHz, OUT1 = 1.25GHz, OUT2 = 325MHz
 - SERDES => Nb = 80 (4x20), Data Rate = 25 Gbps
 - DRIVERS
 - CML (25 Gbps) – Compatible with Xilinx GTY Transceivers
 - Ring Oscillator Driver (25 Gbps)
 - RECEIVERS
 - CML(1.25GHz)



SER(DES) 28nm




SERDES28

- Architecture:
 - Daisy chain of identical cells with LOAD internally generated at the rising edge of the Data Valid
- Size
 - SERDES65(10 bit) =>
 - 300um x 400um
 - SERDES28(20 bit) =>
 - < 0.25mm² (SER)
 - < 0.20mm² (CML TX)
- Power
 - SERDES65(10 bit) =>
 - 400mA
 - SERDES28(20 bit) =>
 - < 1W

80u x 180u (pitch = 200um)


17 Nov



SER(DES) 28nm

50u x 120u (pitch = 100u)

25 GHz Phase-Locked Loop in 28 nm CMOS technology



Specs:


- Area < 0.1 mm²
- Phase Noise @ 1 MHz < -90 dBc/Hz
- Power Consumption < 50 mW

Blocks to be submitted in November:

- Phase/Frequency Detector
- Charge Pump
- Passive Loop Filter

A 25 GHz VCO has been already submitted

25 Gb/s Drivers for RR




EIC-1 Pisa submission:

- 1 RR Driver
- 1 RR thermal control
- High-speed ESD & pads
- Other low pad dev (pad limited)

17 Nov

PADs and ESD protections

Starting Point:



- 1 kV and 2 kV HBM ESD with low capacitance (100-200 fF)
- Low resistance Power clamps

28nm-HPC

Not tested


Targetting:

- 500 V Machine Model with low capacitance
- Custom inductors for loading reduction (em simulator)
- Standardization of pads and ring

30 June

Chip Coupling

Starting Point:



- Simulation results (low accuracy)

Targetting:


- Improve chip-chip coupling
- Testing board for coupling enhancement
- High frequency COTS (connectors, cables...)

Work in progress

31 July

25 Gb/s drivers

Starting Point:



- 25 Gb/s ± 500 mV RR driver
- Passive and active bandwidth enhancement

28nm-HPC

Not tested


Targetting:

- 25 Gb/s ± 500 mV RR driver in 28 nm HPC+
- Improving high-frequency performances
- Group delay improvement

30 Sept

Thermal feedback


Starting Point:



- External tuning

Targetting:

- Integrated temperature tuning



31 Oct