URANIA LNF MEETING – 5 Feb 2021

- Pads number
- Readout
- Example of front-end stages
- Conclusions & to do list

8 CHANNELS ARE BETTER THAN 9 ...

CONSTRAINTS

- Gain $\simeq 500$
- Primary electrons ≈ 20.000 electrons
- Charge \simeq 1.6 pC \rightarrow 0,5 pC (gas gain fluctuation/geometry)
- Pad Capacitance($3x3 \text{ cm}^2$) $\simeq 240 \text{ pF}$ (er kapton = 3)
- N. Channels: 9
- Analog outputs for external waveform digitizing







CONSTRAINTS

- Gain $\simeq 500$
- Primary electrons $\simeq 20.000$ electrons
- Charge \simeq 1.6 pC \rightarrow 0,5 pC
- Pad Capacitance(2.5x5 cm²) ~ 330 pF (er kapton =3)
- N. Channels: 8
- Analog outputs for external waveform digitizing

READOUT ASSEMBLING EXAMPLE

Only 8 channels --> discrete readout can be used

- Mother Board
- Front-End Daughter Boards (4 or 8 channels)
 - More expensive but more flexible





EXAMPLE: DIGITIZING CHAIN USED FOR BTF SHADOW TEST BEAM (ALESSANDRO CALCATERRA)

CAEN FADC

- V1742
- 32 + 2 chs
- 12 bits
- DRS4 BASED (1024 cells)
- 750MS/s 5GS/s



Self-trigger, combinations of channels overthreshold in logic OR; common to couples of groups

TO BE INVESTIGATED

READOUT: example 1 (no noise simulation - ideal component)



READOUT: example 2 (no noise calculation - ideal component)



URANIA - 5 Feb 2021

CONCLUSIONS

- 8 pads (2.5 x 5 cm^2)
- Compact readout (no interconnection wires used in sensitive area)
- Mother Board and Daughter Board readout assembling (different FE stages can be easily tested)
- If using V1742 digitized the maximum acquisition time window is about 1.6 us
- A faraday cage should be used to minimize external pickup

NEXT STEPS

- Design/Simulation/Test/Optimization preamp configuration
- Mother board detector assembling system ASSUMING FC
- HV connections

DEADLINES ??????