

# Budget


ITEM	WP	Richieste			Assegnati		
		Year 1			Year 1		
		PD	PV	PI	PD	PV	PI
<b>Travels</b>		<b>2</b>	<b>2</b>	<b>2</b>	<b>1</b>	<b>1</b>	<b>1</b>
Irradiation and testing	5	0	0	0	0	0	0
Work between designers	6	1	1	1	1	1	1
General meetings / conferences	6	1	1	1	0	0	0
<b>Consumables</b>		<b>5</b>	<b>32</b>	<b>89</b>	<b>3</b>	<b>26</b>	<b>74</b>
EIC submission	3	0	17	34	0	17	34
PIC submission	2	0	0	25	0	0	25
Test boards EIC	3	0	5	10	0	5	5
Test boards PIC	2	0	0	0	0	0	5
X-ray tubes	5	0	0	0	0	0	0
Others (cables, fibers, glues, fluids, powder, renting equipment)	1,2,3,4,5	5	10	20	3	4	5
Access to external irradiation	5	0	0	0	0	0	0
<b>External services</b>		<b>0</b>	<b>0</b>	<b>10</b>	<b>0</b>	<b>0</b>	<b>10</b>
Demonstrator design and assembly	4	0	0	10	0	0	10
<b>Licenses</b>		<b>0</b>	<b>0</b>	<b>8</b>	<b>0</b>	<b>0</b>	<b>8</b>
PIC design	2	0	0	8	0	0	8
<b>Equipment</b>		<b>0</b>	<b>20</b>	<b>35</b>	<b>0</b>	<b>5</b>	<b>18</b>
FPGA	3	0	5	10	0	5	8
Power supply	3	0	5	0	0	0	0
Laser Source (DFB) x2	2	0	0	10	0	0	10
Workstations / HD / Screen	2	0	0	5	0	0	0
Workstations / HD / Screen	3	0	10	10	0	0	0
<b>TOTAL w/o AdR</b>		<b>7</b>	<b>54</b>	<b>144</b>	<b>7</b>	<b>54</b>	<b>111</b>
<b>Assegni di Ricerca (AdR)</b>		<b>0</b>	<b>60</b>	<b>85</b>			<b>24</b>



# Assegni

<b>A d R #</b>	<b>T y p e</b>	<b>Un it</b>	<b>Mon ths</b>	<b>Research Topic</b>	<b>Bandito/ Partenza</b>	<b>Vincitore</b>
1	J	PI	30	PIC design and test. PIC-EIC integration and test	2021	
2	S	PI	24	Driver design. PIC-EIC integration and test	2020/2021	G. Ciarpi
3	J	PI	12	PLL/CDR design and test	2022	
4	J	PV	30	DAC design and test	2020/2021	
5	S	PV	12	FE design, test and integration in the demonstrator	2022	
6	J	P D	12	Irradiation tests and analysis	2022	

# Gantt chart



- Milestones**
- M1 (Definitions of the specs and KPI) (T0+2)
  - M2 (Silicon Photonics PIC design for the submission of the mini-block chip fabrication) (T0+6)
  - M3 (1st submission of the High Speed rad-hard block design) (T0+10)
  - M4 (2nd submission of the High Speed rad-hard block design) (T0+16)
  - M5 (Final Silicon Photonics PIC design for the submission of the full block chip fabrication) (T0+18)
  - M6 (First integration EIC+PIC) (T0+21)
  - M7 (Final, large area EIC submission) (T0+25)
  - M8 (Qualification of rad-hardness of PIC and EIC) (T0+29)
  - M9 (Final demonstrator integration) (T0+32)
  - M10 (Final demonstrator qualification) (T0+36)

# Work package details - I

- WP1 (System Design) defines the system specifications and key performance indicators (KPI) as inputs to WP 2 to 5 to outperform state of the art and benchmarking. Designs the final demonstrator together with WP4.
  - D1.1 System specifications and KPI (INFN PV, UNIMI) (T0+2)
  - D1.2 Demonstrator design (INFN PV) (T0+18)
  
- WP2 (Silicon Photonics) It will develop the SiPh building blocks including RM, MZM, bus waveguides, optical couplers and splitter, integrated thermal heaters. It will submit the MPW of a mini-block chip ( $2.5 \times 5 \text{ mm}^2$ ). The fabricated mini-block will be characterised, providing information for the design and fabrication of the second full block chip ( $5 \times 5 \text{ mm}^2$ ) that will be tested allowing the final integration with EIC.
  - D2.1 SiPh submissions for the MPW run of the first miniblock including the building blocks (SSSA, INFN PI, UNIFI, UNIMI) (T0+7)
  - D2.2 SiPh submission for the MPW run full final block (SSSA, INFN PI, UNIFI, UNIMI) (T0+19)
  - D2.3 SiPh final PIC characterization (SSSA) (T0+31)

# Work package details - II

- **WP3 (Electronics) design of the fundamental rad-hard and high-speed electronics and test boards**
  - D3.1/3.1b Serdes (INFN PI, UNIPI, UNIMI): 1st/2nd submissions (T0+10, T0+16)
  - D3.2/3.2b Drivers and Tune circuit (INFN PI and PV, UNIPI): 1st and 2nd submissions (T0+10, T0+16)
  - D3.3/3.3b PLL/CDR (UNIPI, INFN PD and PI): 1st/2nd submission (T0+10, T0+16)
  - D3.4/3.4b Front-End circuits (INFN PV): 1st/2nd submissions (T0+10, T0+16)
  - D3.5/3.5b DAC/Bandgap (INFN PV, UNIMI): 1st/2nd submissions (T0+10, T0+16)
  - D3.6 Final large area EIC submission (INFN PV) (T0+25)
  
- **WP4 (EIC-PIC Integration) will develop the integration of the PIC and EIC (akaDemonstrator), together with an external company.**
  - D4.1/4.1b Prototypes and final demonstrator system (All) (T0+22, T0+32)
  - D4.2 Demonstrator tests (All) (T0+36)