

PID meeting


SCATS

Status on front end design

Preliminary simulation of the readout part

Next steps

SCATS



Performances

Already measured : Resolution , Linearity ... => SNATS matches our requirements.

Expected :

Dead time at the input : 25 ns. Matches the background input max frequency with a large safety factor

Readout :

Number of data words per event	4	3	2	1
Readout frequency per channel (All channels fired)	1,25 MHz		2,5 MHz	5 MHz
Max readout frequency per channel (only one channel fired)	5 MHz		10 MHz	20 MHz


Match the 70ns and 150 KHz Trigger requirements.

The complete chain up to the sector concentrator has to match the 4 us trigger latency.

Front end Upgrade

Gray encoder : **scheme, simulation & layout : done**

- Shift by « 1 »
 - ↳ New design of the outputs
- New design of the canal zero




Front end Upgrade

Matching between DLL & counter (Synchronizer) :

↳ New conditions implemented

If canal 31 with 2 hits coarse \Rightarrow canal 0

If canal 0 with 1 hit coarse \Rightarrow canal 31



Scheme, simulation & layout : done

Layout to finish

Input channel inhibit :

- Inhibition of the channel input
 - ↳ check the state of the input stage in the Hit synchroniser

Scheme, simulation & layout done

Readout bus for the time registers

- 16 independant channels:
 - ↳ 16x 16 bit tri state bus (4 commands) to multiplex 4 x 16 bit registers

Schemes done & Layout under design

Front end Upgrade

DLL :

- Problem on the bloc lock control:
 - ↳ sensitivity of the lock of the DLL to the duty cycle

Scheme, simulation & layout done

Test :

- Do we keep the possibility to visualise the charge pump output .
 - ↳ New analog buffer to be designed

nothing done

Front end Upgrade

LVDS receiver :

- Differential input stage (NMOS)
 - ↳ Scheme, simulation & Layout to be done
- Redesign of the hit output buffer :
 - ↳ Buf15 from vendor library corelib3B (existing solution)
- Power supplies has to be separated between hits et clk:
 - ↳ Schemes, simulation & Layout to be done
- Signal input polarity selection :
 - ↳ Schemes, simulation & Layout to be done

Front end Upgrade


others:

- Suppression of the test channel
Schemes done ; Layout to be done
- More configuration bits needed for setup
↳ new setup registers
Schemes, simulation et Layout to be done


Readout Upgrade

Design of the readout part is done in Verilog



- First step :
 - targeted in a Actel family FPGA in order to have a first post synthese evaluation of the performance .
 - first level simulation
- Ram size : 16 bits x 1 up to 4 words per event x 16 or 32 or ... events per channel .
 - The size has to be define very soon to order the Ram to the vendor and start the design with Cadence design kit.
- Next step:
 - readout behavior simulation with :
 - 50 ns input dead time (max expected performance)
 - 40 KHz readout frequency per channel
 - 80 MHz deasy chain readout scrutation
 - 150 KHz input noise with the good distribution law...





Messages	Value
/Scats_num_tb/clk80	St0
/Scats_num_tb/clk160	St0
/Scats_num_tb/clkdll	St0
/Scats_num_tb/n_Reset	1
/Scats_num_tb/Hit_ch	0000000000000000
/Scats_num_tb/Event_size	00
/Scats_num_tb/Gray_counter	0fedcba9876545c
/Scats_num_tb/Dll_counter	00
/Scats_num_tb/time_reg0	xxxxxxxxxxxxxxxx
/Scats_num_tb/time_reg15	xxxxxxxxxxxxxxxx
/Scats_num_tb/hit_reg_ch	0000
/Scats_num_tb/Address	z
/Scats_num_tb/Data_out	z222
/Scats_num_tb/Data_valid	z2222222222220
/Scats_num_tb/n_Clear_hit	1111111111111111
/Scats_num_tb/n_Efifo	0000000000000000
/Scats_num_tb/module_top/fifo0/wrcounter/rdadd	St0
/Scats_num_tb/module_top/fifo0/wrcounter/wradd	000000
/Scats_num_tb/module_top/fifo0/wrcounter/fifo_write_ch	St0



1 channel / 4 words per channel





16 channels fired and channel 0 One word .

Next steps

- Complete simulation tests.
 - Comportemental behavior model (Verilog, C. VHDL)
 - Readout part in Actel FPGA for 16 channels
 - Gate level simulation of one complete channel (fine + coarse TDC + readout)
- Ram implementation:
 - ensure size compatibility between Ram & FE channel heights
- Error bit in the first word
- New output buffer for data bus to the FPGA
- Integration of a 2nd gray counter (SEU)
- Output fifo bypass in test mode

Milestones

- Submission:

- Shared wafer in a dedicated run (with IRFFU): very end of Dec. 2010

or

- MPW run: beginning of Dec. 2010

- 1st prototype: around 3 months later.