	SuperB I	FR electronics	update on	prototype	electronics a	nd IFR_DAQ	•
•••••••				•••••			



Overview

• update on the development of the IFR prototype electronics and DAQ system





Fisica Nucleare

SuperB IFR electronics : update on prototype electronics and DAQ SiPM carrier PCB







i Fisica Nucleare XI

XIV SuperB Meeting - LNF Sept-28-2010

A.Cotta Ramusino, INFN Ferrara

"IFR_FE_BiRO_TLU_carrier" FE crate backplane to the FR_TL connectors Signal level translators DIN LST TRIGGER PORT card add-on Flat cable Flat cable A.C.R. 2010-03-17 HSMC Port B HSMC breakout HSMC breakout adapter HSMC Port A pter 125 MHz Power XTAL USB 2.0 RJ-45 Measure Jack Display 5V CMOS 5V CMOS MAX II 10/100/1000 Device (x32) Ethernet 8MB SRAM 1.8V CMOS 2.5V CMOS Graphics LCD Cyclone III (x32) EP3C120F780 $\odot \neg$ **⊳**⊘ 64MB Flash SMA Output haracter LCD SMA Input (x16) LP Filter and 1.8V SSTL 2.5V CMOS 256MB DDR2 Audio Amp Dual Channe (x72) \odot PC 50 MHz Speaker Header Quad 7-Seg/ User LEDs Buttons/ Switches Cyclone III Development Board Block Diagram Outline of the "IFR FE BIRO TLU" module NFN XIV SuperB Meeting - LNF Sept-28-2010 stituto Nazionale di Fisica Nucleare

IFR_FE_BIRG

"IFR_FE_BiRO_TLU" module features (new):

The functions of the IFR_FE_BiRO and of the IFR_FE_TLU cards are combined into a single system made of

• a <u>carrier</u> card which fits in the "LST_FE" crate (6U x 220mm depth)

• <u>an add-on card</u> : it's simply the ALTERA Cyclone III development kit (**DK-DEV-3C120N**) equipped with breakout adapters for the kit's HSMC connectors

The **carrier** card hosts level adaptors and application specific I/O ports which allow the **add-on** card to:

receive power

 receive the "fast OR" signals from the "ABCD" cards to generate triggers from

•generate and distribute triggers (also to the TDC system)

•generate and distribute clock and reset signals (also to the TDC system)

•poll data from the "ABCD" cards

•configure the programmable resources on the "ABCD" cards

•connect to the host PC running the DAQ software via ethernet (tcp/ip)

Total **"IFR_FE_BiRO_TLU"** needed for the prototype readout: 1





"IFR_FE_BiRO_TLU" module features: (continues)

The FPGA on board the **add-on** card is connected to the RUN CONTROL/DAQ PC of the prototype test setup via an Ethernet port.

The FPGA features a NIOS-II microcontroller which implements the full TCP/IP stack.

The NIOS-II receives commands (i.e. START, STOP, INIT) from the RUN CONTROL/DAQ PC on a TCP server socket and sends data to a TCP server socket on the PC. Data is collected through the LST_FE backplane from the "ABCD" cards upon a trigger request. The data collection section of the FPGA is coded in VHDL.

The FPGA of the add-on card generates the timing (clock and reset) for all the digitizers and handles the trigger distribution as well.

The FPGA of the add-on card generates the timing (clock and reset) for all the digitizers and handles the trigger distribution as well.

A.Cotta Ramusino, INFN Ferrara







"IFR_FE_BiRO_TLU" interface

status update :

• 2 carrier boards have been delivered

• 2 assemblies have been tested and are being used to test the Binary Mode readout ("BiRO") crate



^o 2ndel



A.Cotta Ramusino, INFN Ferrara





"IFR_FE_BiRO" crate status update:

A notebook PC is presently used to control the IFR_FE_BiRO_TLU board via Ethernet using standard TCP/IP socket programming.

The IFR_FE_BiRO_TLU has access to the IFR_ABCD cards to configure them and read them out

Presently the IFR_ABCD cards are programmed to use their internal test pulse generators. The "FAST_OR" outputs of the IFR_ABCD cards are received by the IFR_FE_BiRO_TLU which generates a trigger and reads out the boards through the crate's backplane.

The "IFR_FE_BiRO" CRATE











"TDC subsystem" features:

A.Cotta Ramusino, INFN Ferrara

The **TDC** subsystem uses 2 commercial TDC modules based on CERN's HP-TDC to digitze the time of arrival of the pulses from the "ABCD" boards.

The **TDC** subsystem will also use a VME-based module to interface to the "IFR_FE_BiRO_TLU" and receive trigger/timing signals

The **TDC subsystem** VME crate will be controlled and read out by the "TDC-PC" via a PCI-VME bridge.

The TDC_PC will then send the triggered data to the RUN CONTROL/DAQ PC via a TCP/IP connection.







stituto Nazionale di Fisica Nucleare Sept-28-2010











Overview

- The job of the TDC PC is:
 - to respond to start/stop acquisition commands. The ACK and NACK messages confirm the correct execution of the operation. Data acquisition errors are signaled via an error message to the ODC.
 - send acquired data to DAQ
- TCP/IP protocol is used for communication between TDC PC and DAQ / ODC.

Sept-28-2010





XIV SuperB Meeting - LNF

INFN

A.Cotta Ramusino, INFN Ferrara

Nicola Dalpasso, Universita' Ferrara





lstituto Nazionale di Fisica Nucleare





Read an event

- Steps to read a single event:
 - wait the DATA_READY flag for each TDC module, through polling the Status Register
 - read all the data (enclosed between Global Header and Global Trailer) from the TDCs
- Busy logic: a new event active the OUT_PROG output which is then negated an converted to TTL levels. This signal inihbit the trigger blocking the creation of new events. When all the data are read from the last TDC, the OUT_PROG is deactived and the trigger is enabled.



Sept-28-2010

Nicola Dalpasso, Universita' Ferrara

XIV SuperB Meeting - LNF





Format of the packets

• Data from a single event are copied in a packet and a header (holding the total size of the packet) and a trailer are added. The packet is then sent to DAQ.

Example of a packet: 0x78600000 : TDC PC HEADER : BYTE COUNT 0096 : TRIGGER NUMBER 00000 0x4000001f: CAEN TDC GLOBAL HEADER: EVENT COUNT 00000000 : GEO 31 0x0800076b: TDC CHIP HEADER: TDC 0: EVENT ID 00000000: BUNCH ID 00001899 0x00076d52 : TDC DATA : EDGE 0 : CHANNEL 0000 : DATA 00486738 0x00176e97 : TDC DATA : EDGE 0 : CHANNEL 0002 : DATA 00487063 0x18000004 : TDC CHIP TRAILER : TDC 0 : EVENT ID 00000000 : WORD CNT 00000004 0x0900076b: TDC CHIP HEADER: TDC 1: EVENT ID 00000000: BUNCH ID 00001899 0x19000002 : TDC CHIP TRAILER : TDC 1 : EVENT ID 00000000 : WORD CNT 00000002 0x0a00076b : TDC CHIP HEADER : TDC 2 : EVENT ID 00000000 : BUNCH ID 00001899 0x1a000002 : TDC CHIP TRAILER : TDC 2 : EVENT ID 00000000 : WORD CNT 00000002 0x0b00076b : TDC CHIP HEADER : TDC 3 : EVENT ID 00000000 : BUNCH ID 00001899 0x1b000002 : TDC CHIP TRAILER : TDC 3 : EVENT ID 00000000 : WORD CNT 00000002 0x8400019f : CAEN TDC GLOBAL TRAILER : STATUS 4 : WORD CNT 00000012 : GEO 31 0x4000001f: CAEN TDC GLOBAL HEADER: EVENT COUNT 00000000 : GEO 31 0x08000115 : TDC CHIP HEADER : TDC 0 : EVENT ID 00000000 : BUNCH ID 00000277 0x18000002 : TDC CHIP TRAILER : TDC 0 : EVENT ID 00000000 : WORD CNT 00000002 0x09000115 : TDC CHIP HEADER : TDC 1 : EVENT ID 00000000 : BUNCH ID 00000277 0x19000002 : TDC CHIP TRAILER : TDC 1 : EVENT ID 00000000 : WORD CNT 00000002 0x0a000115 : TDC CHIP HEADER : TDC 2 : EVENT ID 00000000 : BUNCH ID 00000277 0x1a000002 : TDC CHIP TRAILER : TDC 2 : EVENT ID 00000000 : WORD CNT 00000002 0x0b000115 : TDC CHIP HEADER : TDC 3 : EVENT ID 00000000 : BUNCH ID 00000277 0x1b000002 : TDC CHIP TRAILER : TDC 3 : EVENT ID 00000000 : WORD CNT 00000002 0x8400015f : CAEN TDC GLOBAL TRAILER : STATUS 4 : WORD CNT 00000010 : GEO 31 0xb8000000 : TDC PC TRAILER : STATUS ERROR 0000 : TRIGGER NUMBER 00000

Sept-28-2010

Sept-28-2010

) I N F N

i Fisica Nuclear

INFN IStituto Nazionale di Fisica Nucleare XIV SuperB Meeting - LNF

Nicola Dalpasso, Universita' Ferrara







