



DETECTOR STATUS

FRANCESCO FORTI, INFN AND UNIVERSITY OF PISA

SUPERB WORKSHOP XIV

FRASCATI, 27/9 - 1/10, 2010



OUTLINE

WHITE PAPER

BUDGET

GEOMETRY

SUBSYSTEMS

WORKSHOP

WHITE PAPER IS FINISHED

- TOO MANY PEOPLE TO THANK TO LIST
- DETECTOR PROGRESS REPORT:
[ARXIV.ORG/ABS/1007.4241](http://arxiv.org/abs/1007.4241)
- 230 SIGNATURES
- 40 INSTITUTIONS
- 9 NATIONS:
 - ITALY, NORWAY, US, CANADA, UKRAINE, FRANCE, RUSSIA, UK, ISRAEL

arXiv:1007.4241v1 [physics.ins-det] 24 Jul 2010

INFN/AE.10/4, LAL 10-115, SLAC-R-954

Super*B* Progress Reports

Physics
Accelerator
Detector
Computing

June 30, 2010

Abstract

This report describes the present status of the detector design for Super*B*. It is one of four separate progress reports that, taken collectively, describe progress made on the Super*B* Project since the publication of the Super*B* Conceptual Design Report in 2007 and the Proceedings of Super*B* Workshop VI in Valencia in 2008.

WHITE PAPER BUDGET

 **CDR BUDGET**

<i>Item</i>	<i>EDIA mm</i>	<i>Labor mm</i>	<i>M&S kEuro</i>	<i>Rep.Val. kEuro</i>
Detector	3391	1873	40747	46471

<i>WBS</i>	<i>Item</i>	<i>EDIA mm</i>	<i>Labor mm</i>	<i>M&S kEuro</i>	<i>Rep.Val. kEuro</i>
1	SuperB detector	4037	2422	52953	48922
1.0	Interaction region	21	12	860	0
1.1	Tracker (SVT + Strip + MAPS)	408	442	6444	0
1.2	DCH	165	139	3421	0
1.3	PID	116	236	5820	7138
1.4	EMC	219	360	12147	31574
1.5	IFR	37	184	1374	0
1.6	Magnet	93	59	3767	10210
1.7	Electronics	994	342	9234	0
1.8	Online System	912	24	2074	0
1.9	Installation and integration	353	624	7596	0
1.A	Project Management	720	0	216	0

DETECTOR GEOMETRY

- DETECTOR GEOMETRY WORKING GROUP DONE PRECIOUS EVALUATION WORK
 - MATTEO RAMA, ACHILLE STOCCHI
- TO BE COMPLETED WITH HIGHER STATISTICS

DETECTOR GEOMETRY SELECTION TASKFORCES

6 Layer SVT	LO Striplots @ 1.6cm if background is acceptable as default. MAPS Option. Retain 5 Layer outer detector.
SVT – DCH transition radius	~> than 20 cm determined by beam element cryostats to allow easy installation
Backward EMC	Inexpensive Veto device bringing 8-10% sensitivity improvements for $B \rightarrow \tau \nu$. Low momentum PID via TOF? Technical Issues?
Forward PID	Physics gains about 5% in $B \rightarrow K(*) \nu \nu$. Somewhat larger gains for higher multiplicities Open technical options/interactions with EMC
Absorber in IFR	Optimized layout. Plan to reuse yoke. Still need to resolve engineering questions.

BILL WISNIEWSKY

HASSAN JAWAHERY

START MEETING THIS WEEK

Charge to the SuperB Detector Geometry Selection Task Forces.

BR+FF, July 23, 2010

Several of the options described for the SuperB detector in the Conceptual Design Report of 2007 have now been resolved. However, as indicated in the Detector Progress Report of June 30, 2010, two major options remain that have a large impact on the overall detector system geometry, and therefore prevent us from defining final subsystem envelopes. Specifically, these open options are:

1. whether to include a hadronic PID detector in the forward region, and
2. whether to include an EMC in the backward region

As we believe it is crucial to be able to define these regions soon, and in any case before the TDR, we have decided to appoint two Geometry Selection Task Forces (one for the forward region and one for the backward region) to broadly investigate all issues involved, and provide recommendations to the Techboard for final decisions.

These Task Force committees are called (1) The Forward Geometry Selection Task Force, led by Hassan Jawahery, and (2) The Backward Geometry Selection Task Force, led by Bill Wisniewski. The full memberships of the task forces are given below:

Forward Geometry Selection Task Force:

Hassan Jawahery, Chair
Matteo Rama
Brian Meadows
Pasquale Lubrano
Chris Hearty

Backward Geometry Selection Task Force:

Bill Wisniewski, Chair
Achille Stocchi
Steve Robertson
Gianluigi Cibinetto
Dave Aston

DETECTOR GEOMETRY SELECTION TASK FORCES

The committees should make their recommendations based on a wise balance between all competing factors. These factors include, but are not limited to:


1. an evaluation of the physics impact of the inclusion of the device;
2. the impact of the material of the device on the performance of other subdetectors;
3. an evaluation of the technical performance of suggested devices, their maturity, the related risks, and the need for further R&D;
4. the impact on the overall detector structure and assembly procedures,
5. the cost of the device,
6. the manpower needed to build and operate the device, and
7. the strengths of the proponent groups.

The committees are expected to work closely with all interested parties. These will include (1) the Detector Geometry Working Group (DGWG) which has studied many of the physics tradeoffs associated with these open options, and will be able to provide higher statistics studies by the end of the summer; (2) the proponents for the differing technical solutions; (3) the sub-system leaders, and (4) the assembly, integration and management teams for the detector.

The precise methods that the committee chooses to employ in its review are within its purview. However, we would expect that the committees will request written material, hold review meetings with detector proponents, and, perhaps set specific review criteria for the proponents. These processes, including materials and reviews, are expected to be open to all SuperB members.

The selection task forces will present progress reports at Techboard meetings. Although the Tech Board is charged with the final decisions, the Task Forces should provide explicit recommendations to the Techboard, including their assessment of the physics impacts, costs, and risks of their preferred choice.

DETECTOR GEOMETRY OPTIONS



R&D AND ENGINEERING SUMMARY

SYS	R&D	ENGINEERING
SVT	LAYER 0 THIN PIXELS LOW MASS MECHANICAL SUPPORT	SILICON STRIP LAYERS READOUT ARCHITECTURE
DCH	HIGH SPEED WAVEFORM DIGITIZING CLUSTER COUNTING	CF MECHANICAL STRUCTURE GAS SPEED, CELL SIZE
BARREL PID	PHOTON DETECTION FOR QUARTZ BARS	STANDOFF BOX REPLACEMENT
FORW PID	TIME OF FLIGHT OPTION FOCUSING RICH OPTION	MECHANICAL INTEGRATION. ELECTRONICS
EMC	LYSO CHARACTERIZATION LIGHT DETECTION, OTHER CRYSTALS PROTOTYPE MODULE TEST	READOUT ELECTRONICS FORWARD EMC MECHANICAL SUPPORT
IFR	SIPM PERFORMANCE PROTOTYPE MODULE TEST	LOCATION OF PHOTO-DETECTORS ABSORBER THICKNESS DEFINITION
ETD	HIGH SPEED DATA LINK RADIATION HARD DEVICES	TRIGGER STRATEGY BHABHA REJECTION

GIULIANA RIZZO


SVT

SUPERB SVT LAYER 0 TECHNOLOGY OPTIONS

Complexity

- **STRIPLETS OPTION: MATURE TECHNOLOGY, NOT SO ROBUST AGAINST BACKGROUND OCCUPANCY.**

- MARGINAL WITH BACK. TRACK RATE HIGHER THAN $\sim 5 \text{ MHz/cm}^2$
- MODERATE R&D NEEDED ON MODULE INTERCONNECTION/MECHANICS/FE CHIP (FSSR2 OR NEW CHIP)



- **HYBRID PIXEL OPTION: VIABLE, ALTHOUGH MARGINAL.**


- REDUCTION OF TOTAL MATERIAL NEEDED!
- REDUCTION IN THE FRONT-END PITCH TO $50 \times 50 \mu\text{m}^2$ WITH DATA PUSH READOUT (DEVELOPED FOR DNW MAPS)



☒ FE PROTOTYPE CHIP (4K PIXEL, ST 130 NM) NOW UNDER TEST.


- **CMOS MAPS OPTION: NEW & CHALLENGING TECHNOLOGY.**

- SENSOR & READOUT IN $50 \mu\text{m}$ THICK CHIP!
- EXTENSIVE R&D (SLIM5-COLLABORATION) ON
 - DEEP N-WELL DEVICES $50 \times 50 \mu\text{m}^2$ WITH IN-PIXEL SPARSIFICATION.
 - FAST READOUT ARCHITECTURE IMPLEMENTED
- CMOS MAPS (4K PIXELS) SUCCESSFULLY TESTED WITH BEAMS.




- **THIN PIXELS WITH VERTICAL INTEGRATION: REDUCTION OF MATERIAL AND IMPROVED PERFORMANCE.**

- TWO OPTIONS ARE BEING PURSUED (VIPIX-COLLABORATION)
 - DNW MAPS WITH 2 TIERS
 - HYBRID PIXEL: FE CHIP WITH 2 TIERS + HIGH RESISTIVITY SENSOR



READOUT CHIP FOR STRIPLETS/STRIPS


- RECENT UPDATE ON BACK. HIT RATE VS SENSOR THICKNESS PUSHED THE REQUIREMENTS ON READOUT SPEED FOR STRIPLETS.
- PREVIOUS CANDIDATE CHIP (FSSR2) PROBABLY NOT FAST ENOUGH (VERILOG SIMULATION ONGOING)
 - EVALUATE POSSIBLE MODIFICATION OF DIGITAL PART (FNAL) & USE OF ALTERNATIVE EXISTING CHIP
 - ANALOG PART SHOULD ALSO BE FAST: SH. TIME ~ 25 NS.
- **NEW CHIP DEVELOPMENT MIGHT BE NEEDED!**



- READOUT NEEDS FOR THE EXTERNAL LAYERS EVALUATED ($L_{STRIP}=37$ CM):
 - LONG SHAPING TIME ~0.4-1 US NEEDED TO GET REASONABLE S/N. (20-26)
- FSSR2 CAN BE MODIFIED BUT WITH THE DATA PUSH ARCHITECTURE IMPLEMENTED THE TIME WINDOW NEEDS TO BE > 1 US (PROBLEMS WITH BACKGROUND TRACKS)
- STARTED TO INVESTIGATE ALTERNATIVE OPTIONS FOR LONG STRIP READOUT CHIP. PROBABLY NEED TO HAVE TRIGGERED ARCHITECTURE.

READOUT CHIP FOR STRIPLETS/STRIPS

- RECENT UPDATE ON BACK. HIT RATE VS SENSOR THICKNESS PUSHED THE REQUIREMENTS ON READOUT SPEED FOR STRIPLETS.
- PREVIOUS CANDIDATE CHIP (FSSR2) PROBABLY NOT FAST ENOUGH (VERILOG SIMULATION ONGOING)
 - EVALUATE POSSIBLE MODIFICATION OF DIGITAL PART (FNAL) & USE OF ALTERNATIVE EXISTING CHIP
 - ANALOG PART SHOULD ALSO BE FAST: SH. TIME ~ 25 NS.
- **NEW CHIP DEVELOPMENT MIGHT BE NEEDED!**



- READOUT NEEDS FOR THE EXTERNAL LAYERS EVALUATED ($L_{STRIP}=37$ CM):
 - LONG SHAPING TIME ~0.4-1 US NEEDED TO GET REASONABLE S/N. (20-26)
- FSSR2 CAN BE MODIFIED BUT WITH THE DATA PUSH ARCHITECTURE IMPLEMENTED THE TIME WINDOW NEEDS TO BE > 1 US (PROBLEMS WITH BACKGROUND TRACKS)
- STARTED TO INVESTIGATE ALTERNATIVE OPTIONS FOR LONG STRIP READOUT CHIP. PROBABLY NEED TO HAVE TRIGGERED ARCHITECTURE.

- **ANALOG CELL DESIGN SHOULD BE REDESIGNED FOR STRIPLETS AND STRIPS (PV)**
- **IF NEED TO DESIGN A NEW CHIP THE INVOLVEMENT OF NEW GROUPS IS MANDATORY FOR THE DIGITAL PART (FERMILAB?)**


R&D ON PIXELS

- FRONT-END CHIP FOR HYBRID PIXEL PRODUCED & TESTED BEFORE SENSOR INTERCONNECTION

- DATA PUSH READOUT ARCHITECTURE (100 MHz/cm²) VHDL READOUT EFFICIENCY > 98% @ 60 MHz

- PIXEL SENSOR MATRIX (FBK)

- TESTED WITH GOOD QUALITY



BUMP-BONDING @ IZM BERLIN
TEST IN LAB. IN AUTUMN



FE chip first results 32x128, 50 um pitch


	post layout simul.	CHIP1	CHIP2	CHIP3
baseline (mV)	180	205.6 ± 0.5	211.2 ± 0.5	208.7 ± 0.5
threshold dispersion (e ⁻)	350	490 ± 50	500 ± 50	450 ± 50
ENC (e ⁻)	120	69 ± 2	59 ± 3	55 ± 2
gain (mV/fC)	45	41.6 ± 0.3	40.4 ± 0.3	39.3 ± 0.3

19

CMOS MAPS (SLIM5&VIPIX):

- SINGLE LAYER DNW MAPS WELL ADVANCED:
 - 4K PIXEL MATRIX WITH DATA PUSH READOUT SUCCESSFULLY TESTED WITH BEAMS IN 2008
 - NEW CELL AND IRRADIATED DNW MAPS (10MRAD) TESTED WITH BEAMS IN 2009
- IMPROVEMENTS (COLLECTION EFFICIENCY & READOUT PERFORMANCE) WITH 3D MAPS:
 - VERTICAL INTEGRATION OF 2 CMOS LAYERS
 - FIRST PROTOTYPES AVAILABLE IN SEPT
- NEUTRON IRRADIATION PERFORMED


Efficiency




Thr. e⁻

LO PIXEL MODULE

Layer0 module cross section



Note: drawing not to scale




PIXEL BUS PROTOTYPE TESTED


- FREQUENCY RESPONSE (SIGNAL UP TO 200 MHz, ON INDIVIDUAL LINES) PROMISING AT FULL BUS LENGTH ~ 10 CM

PROTOTYPE PIXEL MODULE IN 2010:

- 3 CHIPS BUMP BONDED ON 1 SENSOR MATRIX + SUPPORT WITH MICROCHANNEL COOLING + AL PIXEL BUS + TESTBOARD:





SVT PROTOTYPES IN 2011




STRIPLETS MODULE

LAYER0 PIXEL MODULE INTEGRATED WITH BEAM PIPE COLD FLANGES




NEW ARCH MODULE

HDI- OFF DETECTOR ELECTRONICS & DAQ BOARDS



HDI size ≈ 1.0 TH x 14.8 W x 70 L mm
 Copper tail size ≈ 500 L mm → (≈ 16 lines)
 PIX/MAPS: Kapton/aluminum bus size ≈ 0.3 TH x 20 W x 45 L mm → (≈ 100 lines)



FTCS, ECS protocols unknown. To be decided experiment-wide
 Large FPGA for data shipping and monitoring
 VME FPGA or uCPU might be included in the large FPGA.

GIUSEPPE FINOCCHIARO
MIKE RONEY

DCH

ACTIVITY @ LNF: PROTOTYPE 1


CONTINUING COSMIC RAY DATA TAKING WITH “PROTO 1”

6X4 BABAR-LIKE HEX CELLS – EXTERNAL TRACKER WITH $\sim 80\mu\text{M}$ EXTRAPOLATION ACCURACY



CAMPAIGN WITH HE + VARIOUS IC_4H_{10} / CH_4 / C_2H_6 MIXTURES AND HV / THRESHOLD SETTINGS

1. EXAMPLE: 60% HE-40% C_2H_6 GAS MIXTURE

- BLUE (RED) LINE: FIT FROM EXTERNAL TRACKER (PROTO1) HITS




2. EXAMPLE: SPACE-TIME RELATION FITTED WITH 5-TH ORDER CHEBICHEV POLYNOMIALS + SPATIAL RESOLUTION



ACTIVITY @ LNF: R&D AND FEE

R&D ON CLUSTER COUNTING

- TWO SQUARE DRIFT TUBES HAVE BEEN REALIZED TO STUDY FEASIBILITY OF CLUSTER COUNTING.
- 24MM INNER SIDE, 400 AND 1500 MM LONG
- 400MM TUBE INSTRUMENTED WITH 300 MHz BW PREAMP, OUTPUT SIGNAL READ OUT WITH FAST DIGITIZER.
- STUDIES ON PEAK DETECTION ALGORITHMS BASED ON DSP TECHNIQUES ONGOING



FEE ELECTRONICS

- DESIGN AND SIMULATION OF DIGITAL READOUT SECTION - PIPELINES AND CONCENTRATORS - FOR STANDARD SOLUTION (NO-CC)
- EVALUATING PROS AND CONS OF LOW-COST AND WELL-CONSOLIDATED 0.35UM TECHNOLOGY VS. 0.13UM, MORE PERFORMING WRT. RADIATION HARDNESS

BACKGROUND & GEOMETRY STUDIES AT MCGILL

■ TRACK EFFICIENCY AND DCH OCCUPANCY STUDIES USING RARE DECAY MODES W/ TAG RECONSTRUCTION IN FULL SIMULATION.


■ GOAL: TO COMPARE PERFORMANCE IN VARIOUS GEOMETRY MODELS (E.G. TABLE TO RIGHT)

■ BHABHA FAST SIMULATION STUDIES OF DCH OCCUPANCY IN VARIOUS GEOMETRY MODELS.

■ GOAL: VALIDATION OF FASTSIM BY COMPARING RATE PREDICTION WITH A "BACK OF THE ENVELOPE" GEOMETRICAL APPROXIMATION - GETS GOOD AGREEMENT (E.G. PLOT TO RIGHT) THEN COMPARES RATE VS LAYER ESTIMATES BETWEEN DIFFERENT GEOMETRIES.

Table 2: Percentage (%) of B mesons with all tracks present


Sample	flat	WC	spherical	shortShield	flat-unsh
B^+B^-	51.8	49.6944	51.0263	51.1053	58.2105
$B^0\bar{B}^0$	45.125	43	43.65	32.55	50.475
Benugam	50.7797	50.2	50.1	49.7778	57.5556
Bmnugam	51	48.95	49.95	49.95	56.2105
BKnunu	50.8	49.2632	50.1053	50.1579	55.8947
Ave	49.9009	48.2215	48.9663	46.7082	55.6693



RECENT SUPERB ACTIVITIES AT TRIUMF

- TRIUMF ACTIVITIES ARE FOCUSED ON DRIFT CHAMBER R&D.
- GARFIELD STUDIES OF CELL DESIGN: CELL SHAPE, SUPERLAYER TRANSITIONS
- AGING: MANY STUDIES ALREADY DONE BY A. BOYARSKI. USE HIS TECHNIQUES TO CHECK THAT CHAMBER IS VIABLE FOR A SUPERB LIFETIME.
- VERIFY THAT BARE ALUMINUM FIELD WIRES ARE OK.
- CLUSTER COUNTING: USE A SINGLE-CHANNEL 2.7M LONG DRIFT TUBE TO CHECK FEASIBILITY AND BENEFITS OF DETECTING INDIVIDUAL CLUSTERS.

AGING CHAMBER ^{55}Fe SPECTRUM



2700 MM LONG 19 MM DIAMETER COPPER TUBE STRUNG WITH 20 TUNGSTEN SENSE WIRE



NICOLAS ARNAUD
JERRY VA'VRA

PID

FDIRC PROGRESS

(SLAC, MARYLAND, HAWAII, ORSAY, PADOVA)


- RAW QUARTZ FOR FDIRC OPTICS ORDERED (DELIVERY IN THE MIDDLE OF NOV.)
- FINAL BIDS FOR MACHINING THE FBLOCK OPTICS LAUNCHED (6 COMPANIES).
- FDIRC MECHANICAL DESIGN FOR CRT TESTS IN PROGRESS.
- H-8500 PHOTON DETECTORS (AT THE MOMENT WE WILL HAVE AT LEAST 14 DETECTORS IN FDIRC).
- CONCEPTS HOW TO COUPLE THE DETECTORS TO ELECTRONICS DISCUSSED.
- CONCRETE R&D AHEAD OF US: GLUE TESTS, GREASE TESTS FOR DETECTOR COUPLING TO QUARTZ, ETC.
- ELECTRONICS (TDC/ADC DEVELOPMENT IN PROGRESS + HAWAII BLAB3 ELECTRONICS).
- LASER CALIBRATION (MC SIMULATION IN PROGRESS, IDEAS HOW TO DO IT EXIST).
- START TIME RESOLUTION IN CRT (THE TIMING RESOLUTION IN CRT BEING ANALYZED).
- GAS FLOW & SEALING ON THE FBLOCK (INITIAL DISCUSSION HAS STARTED).
- CRT DAQ SYSTEM (WOULD LIKE TO UNIFY THE DAQ SYSTEM).
- APPROXIMATE START OF THE CRT TESTS WITH FDIRC: MAY - JUNE, 2011

FORWARD TOF PID (SLAC, MARYLAND, HAWAII, ORSAY, PADOVA)


- WILL PRESENT RESULTS FROM PIXILATED DETECTOR TESTS IN CRT (SLAC):
 - LYSO + MCP-PMT
 - QUARTZ + G-APD (4X4 ARRAY)
 - LYSO + G-APD (4X4 ARRAY) SCINTILLATOR + G-APD (4X4 ARRAY)
 - SCINTILLATOR + MESH-PMT
- DIRC-LIKE TOF COUNTER (SLAC & ORSAY):
 - DESIGN & CONSTRUCTION OF THE PROTOTYPE FINISHED (SLAC)
 - ELECTRONICS FINISHED (ORSAY)
 - CRT TESTS AT SLAC HAVE STARTED A WEEK AGO (SLAC + ORSAY)
 - RECONSTRUCTION TESTS ONGOING.
- TESTS WITH SIPMTs AT LAL
- SEE TALKS IN PID PARALLEL SESSIONS FOR MORE DETAILS.

PID

CRT DAQ



COSMIC IN TWO BARS



CLAUDIA CECCHI
FRANK PORTER

EMC


EMC - FORWARD

LYSO

- **SIPAT** now produces crystals performing similarly with **Saint-Gobain**
- Developing longitudinal uniformity procedure; tentative target is 5%, MC studies underway to understand requirement

Longitudinal Transmittance Summary

T% specification: 75% @ 420 nm



All crystals, including SG-05-4, satisfy the transmittance specification.


Summary of Energy Resolution (σ) by APD

The SG sample is compatible with SIPAT-L13

Sample ID		Energy resolution (%) (Mean value of σ at 7 locations)
SIPAT-11	Before	15.5
	After	27.4
SIPAT-12	Before	15.1
	After	26.7
SIPAT-13	Before	14.9
	After	22.6
SIPAT-14	Before	14.9
	After	24.7
SG-05-04	Before	17.3
	After	23.8

Uniformization: SG-05-4

A good light response uniformity of < 5% can be achieved with black strips with a price of losing 34% of the light output.




EMC - FORWARD


- Focus is on CERN test beam, Oct 11-31, 2010
 - Mechanical structure available
 - Prototype electronics will be used, with single range
 - VME DAQ with vmware for crystals, beam parameters



Mechanical structure




Front panel



VFE card

BACKWARD ENDCAP PROTOTYPE

- 24 hardened Pb plates cut to the correct segment shapes are at CERN and will be shipped to Bergen
- Thus, we have all main components in hand, except the 80 m Y11 fiber which Gigi will send
- Bottleneck is the cutting of the spiral strips (since our machinists are still learning how to operate the computer-controlled milling machine)
- Aim for testbeam at Frascati next year




ROBERTO CALABRESE

IFR

ADVANCEMENTS SINCE LAST MEETING (I): PROTOTYPE PREPARATION



• **THE PROTOTYPE IS ALMOST READY:**

- IRON IS ON ITS WAY TO FERMILAB
- THE ACTIVE LAYERS (12 “PIZZA BOXES”) ASSEMBLING IS DONE
- THE COUPLING FIBERS-SIPM WILL BE DONE AS SOON AS WE RECEIVE ALL SENSORS. SO FAR WE HAVE ABOUT HALF OF THEM
- SIPM CHARACTERIZATION ONGOING (TESTED ~ 200/400), ABOUT 87% ARE GOOD
- WE PLAN TO TEST ALL ACTIVE LAYERS WITH COSMICS IN OCTOBER





ADVANCEMENTS SINCE LAST MEETING (II): SIMULATIONS

- A FULL PROTOTYPE SIMULATION HAS BEEN DEVELOPED:
 - IT TAKES INTO ACCOUNT THE REALISTIC CONDITION OF THE TESTBEAM
 - IT SIMULATES BOTH TYPES OF LAYERS (TDC-READOUT AND BI-RO)
 - IT ALLOWS TO MOVE THE ACTIVE LAYERS IN DIFFERENT SLOTS, TO STUDY THE BEST CONFIGURATION



X and Y separate
Layers for Bi-Ro



GOAL FOR THIS MEETING

- **REVIEW ADVANCEMENTS AND ACHIEVEMENTS IN ALL THE DEVELOPMENT AREAS**
- **PARTICULAR FOCUS ON:**
 - **PROTOTYPE FINALIZATION AND LOCAL TESTS (COSMICS, SOURCE)**
 - **DETAILED PLANNING AND COORDINATION OF THE THE TESTBEAM**
 - **ANALYZE THE TDR PREPARATION PROCESS AND PRIORITIZE THE SHORT AND MEDIUM TERM ACTIVITIES**

TOWARDS THE TDR

Updated schedule

done

FALL 09

FINALIZE PROTOTYPE DESIGN
(MECHANICS AND ELECTRONICS)

done

DECEMBER 09

PLACE ORDERS FOR PROTOTYPE
CONSTRUCTION

done

JANUARY 2010

PROTOTYPE PREPARATION

OCT/NOV 2010

PROTOTYPE TEST WITH COSMICS

DECEMBER 2010

TEST BEAM @ FNAL

SPRING 2011

ANALYZE/REVIEW TEST RESULTS AND
WRITE THE TDR

**DOMINIQUE BRETON
UMBERTO MARCONI
STEFFEN LUITZ**

ETD

WHAT WAS DONE SINCE ELBA WORKSHOP

- IN ELBA, WE HAD A LOT OF INTERESTING MEETINGS:
 - TWO OF THEM WERE DEDICATED TO **OPEN DISCUSSIONS ABOUT COMMON ITEMS AND TRIGGER**
 - IT ALLOWED US TO REFINE THE MAIN IMPLEMENTATION CHOICES
- DURING SUMMER, WE HAD INTERESTING DISCUSSIONS BETWEEN CONVENERS (AND WITH EXTERNAL EXPERT PEOPLE) ABOUT THESE SUBJECTS:
 - STEFFEN SENT A LIST OF POINTS TO THINK ABOUT TO PREPARE THIS MEETING (SEE NEXT SLIDES)
 - THEY ARE MAINLY LINKED TO **HARDWARE TRIGGER AND SYSTEM DEAD TIME**
- WORK IS GOING ON IN NAPOLI CONCERNING **THE CLOCK AND CONTROL LINKS**:
 - PROGRESS ON UNDERSTANDING **THE RELIABILITY OF THE CLOCK DISTRIBUTION** WILL BE PRESENTED ON THURSDAY BY SERGIO
 - **IRRADIATION OF THE SERDES CHIPSET** IS FORESEEN BEGINNING OF NEXT YEAR
- R&D HAS STARTED ON IMPLEMENTING THE **UDP PROTOCOL ON A FPGA** TO BE USED AS ROM'S OUTPUT STAGE TOWARD THE PC FARM
 - A **WORKING MEETING** TOOK PLACE IN BOLOGNA LAST WEEK
 - A SUMMARY WILL BE PRESENTED ON THURSDAY BY DOMENICO OR DANIEL.

WHAT WE EXPECT FROM THIS WORKSHOP

- WE WILL HAVE 3 SESSIONS DURING THIS WORKSHOP:
 - FRONT-END ELECTRONICS; COMMON ITEMS, WITH TIME FOR DISCUSSION; HARDWARE TRIGGER.
- DURING THE TWO LAST SESSIONS, WE WOULD LIKE TO START ANSWERING THE FOLLOWING QUESTIONS:
 - WILL THE SUBDETECTOR BE **USABLE** IN THE TRIGGER? (THAT'S MAINLY AN SVT QUESTION).
 - WHAT ARE THE ACHIEVABLE **TIME RESOLUTION AND TRIGGER JITTER** FOR A L1 TRIGGER (THAT HAS A FEW MICROSECONDS TO CALCULATE "A RESULT"), ESPECIALLY IN THE PRESENCE OF BACKGROUNDS AND PILE-UP? HOW DOES THIS COMPARE TO "OFFLINE" DETERMINATION OF THESE PARAMETERS E.G. WITH PRECISE PULSE SHAPE FITS?
 - WHAT IS THE ACHIEVABLE **TIME SEPARATION BETWEEN SUBSEQUENT PRIMITIVES?**

WHAT DO WE EXPECT FROM THIS WORKSHOP (2)

- IS THERE ANY INTRINSIC **PER-CHANNEL DEAD TIME** (LIKE HAVING TO WAIT FOR THE MAXIMUM DRIFT TIME FOR ANY GIVEN WIRE BEFORE ALLOWING IT TO TRIGGER AGAIN)? TO WHAT DOES THIS **ADD UP** FOR A WHOLE SUB-DETECTOR UNDER REALISTIC CONDITIONS?
- DO WE NEED TO CONSIDER **SEPARATE FRONT-END PARAMETERS FOR TRIGGER AND EVENT READOUT** (E.G. IN THE EMC, DO WE NEED DIFFERENT SHAPING TIMES FOR TRIGGER AND EVENT READOUT)?
- WHAT **TRIGGER READOUT GRANULARITY** DO WE NEED?
- WHAT ARE THE POSSIBILITIES OF **SIMULATING THE DETECTOR** OR USING **BABAR DATA** FOR TRIGGER STUDIES?
- WE WOULD LIKE THE CONCERNED COLLEAGUES TO THINK ABOUT THESE QUESTIONS AND TO PREPARE A FEW DRAFT SLIDES FOR THE SESSIONS.

WORKSHOP AGENDA TODAY

11:15->12:45 Parallel - Det: Discussion with BELLE

(Convener: Francesco Forti (PI) , Blair Ratcliff (SLAC)) (Aula Touschek)

Description:

Phone number: +39 06 6228 8548

or http://server10.infn.it/video/index.php?page=telephone_numbers

Meeting ID: 2772

- | | | |
|-------|---|-------------------------|
| 11:15 | Belle II - Beam Pipe and Backgrounds (20) | Hiroyuki Nakayama (KEK) |
| 11:35 | Belle II - Other Detector Issues (20) | Yutaka Ushiroda (KEK) |
| 11:55 | Backgrounds in SuperB (20) | Eugenio Paoloni (PI) |
| 12:15 | Discussion (20) | |

14:00->15:30 Parallel - Acc + Det: MDI (Convener: John Seeman (SI

Description:

Phone number: +39 06 6228 8548

or http://server10.infn.it/video/index.php?page=telephone_numbers

Meeting ID: 2772

14:00->15:30 Parallel - Phys + Comp: FastSim (Convener: David) (Aula Seminari)

Description:

Phone number: +39 06 6228 8548

or http://server10.infn.it/video/index.php?page=telephone_numbers

Meeting ID: 2751

15:30

coffee break (30) (Aula Touschek Fo

16:00->17:40 Parallel - Accelerator II (Convener: Pantaleo Raimondi

Description:

Phone number: +39 06 6228 8548

or http://server10.infn.it/video/index.php?page=telephone_numbers

Meeting ID: ????

16:00->17:30 Parallel - Det + Comp: Backgrounds (Convener:

Description:

Phone number: +39 06 6228 8548

or http://server10.infn.it/video/index.php?page=telephone_numbers

Meeting ID: 2772

16:00->17:40 Parallel - ETD 1 - Front-end electronics (Conve

Umberto Marconi (INFN)) (Aula Seminari)

Description:

Phone number: +39 06 6228 8548

or http://server10.infn.it/video/index.php?page=telephone_numbers

Meeting ID: 2751

WORKSHOP AGENDA TODAY

11:15->12:45 Parallel - Det: Discussion with
(Convener: Francesco Forti (PI) , Blair Ratcliff (SLAC)) (Aula Touschek Foyer: 11:15 - 12:45)
Description:
Phone number: +39 06 6228 8548
or http://server10.infn.it/video/index.php?page=telephone_numbers
Meeting ID: 2772

- 11:15 Belle II - Beam Pipe and Backgrounds (20) H
- 11:35 Belle II - Other Detector Issues (20)
- 11:55 Backgrounds in SuperB (20)
- 12:15 Discussion (20)

TOMORROW

14:00->15:30 Parallel - Acc + Det: MDI (Convener: John Seeman (SLAC)) (Aula Seminari)
Description:
Phone number: +39 06 6228 8548
or http://server10.infn.it/video/index.php?page=telephone_numbers
Meeting ID: 2772

14:00->15:30 Parallel - Phys + Comp: FastSim (Convener: David Brown (Lawrence Berkeley National Lab)) (Aula Seminari)
Description:
Phone number: +39 06 6228 8548
or http://server10.infn.it/video/index.php?page=telephone_numbers
Meeting ID: 2751

15:30 coffee break (30) (Aula Touschek Foyer: 15:30 - 16:00)

<p>Parallel - Accelerator III Conveners: John Seeman (SLAC) (Aula DA - Div. Acceleratori: 09:00 - 10:30)</p>	<p>Parallel - Computing: R&D 1 (Aula Seminari: 09:00 - 10:30)</p>	<p>Parallel - Det: ETD 2 - Common items Conveners: Mr. Dominique Breton (LAL ORSAY); Dr. Steffen Luitz (SLAC); Dr. Umberto Marconi (INFN) (Aula Touschek: 09:00 - 10:30)</p>	<p>Parallel - Physics Conveners: Prof. Achille Stocchi (LAL - Univeriste Paris Sud and IN2p3/CNRS); Dr. Adrian Bevan (Queen Mary); Marco Ciuchini (RM3); Dr. David Brown (Lawrence Berkeley National Lab) (Aula A-1: 09:00 - 10:30)</p>	<p>to Raimondi</p>
<p style="text-align: center;">coffee break (Aula Touschek Foyer: 10:30 - 11:00)</p>				<p>CS (Conve</p>
<p>Parallel - Accelerator IV Conveners: Michael Sullivan (SLAC National Accelerator Laboratory) (Aula DA - Div. Acceleratori: 11:00 - 12:30)</p>	<p>Parallel - Det + Phys + Comp: DGWG Conveners: Matteo Rama (LNF); Prof. Achille Stocchi (LAL - Univeriste Paris Sud and IN2p3/CNRS) (Aula Touschek: 11:00 - 12:30)</p>			

<p>PID open discussion Conveners: Dr. NICOLAS ARNAUD (LAL ORSAY CNRS-IN2P3); Dr. Jerry Vavra (SLAC) (Aula B-1: 16:00 - 17:30)</p>	<p>Parallel - Accelerator VI Conveners: Maria Enrica Biagini (LNF) (Aula DA - Div. Acceleratori: 16:00 - 17:50)</p>	<p>Parallel - DCH Conveners: Giuseppe Finocchiaro (INFN - LNF); Prof. Michael Roney (University of Victoria) (Aula Calcolo: 16:00 - 17:30)</p>	<p>Parallel - EMC Conveners: Claudia Cecchi (PG); Prof. Frank Porter (Caltech) (Aula A-1: 16:00 - 17:30)</p>	<p>Parallel - IFR Conveners: Roberto Calabrese (FE) (Aula Seminari: 16:00 - 17:30)</p>	<p>Parallel - SVT Conveners: Giuliana Rizzo (PI) (Aula Touschek: 16:00 - 17:30)</p>
--	--	---	---	---	--

WORKSHOP AGENDA

THURSDAY

Parallel - Accelerator VII (Aula DA - Div. Acceleratori: 09:00 - 10:30)	Parallel - Computing: R&D 2 (Aula Seminari: 09:00 - 10:30)	Parallel - Det: BEMC Panel Mtg (closed) (Aula B-1: 09:00 - 10:30)	Parallel - Det: ETD 3 (Aula Touschek: 09:00 - 10:30)	Parallel - Det: FPID Panel Mtg (closed) Conveners: Francesco Forti (PI) (Aula A-1: 09:00 - 10:30)
coffee break (Aula Touschek Foyer: 10:30 - 11:00)				
Theory Seminar Conveners: Gino Isidori (LNF) (Aula Touschek: 11:00 - 12:30)				
lunch break (Aula Fermi (bldg. 33): 12:30 - 14:00)				
Parallel - Accelerator VIII (Aula DA - Div. Acceleratori: 14:00 - 15:30)	Parallel - Computing: Organization (Aula Seminari: 14:00 - 15:30)	Parallel - Physics Conveners: Prof. Achille Stocchi (LAL - Univeriste Paris Sud and IN2p3/CNRS); Dr. David Brown (Lawrence Berkeley National Lab); Dr. Adrian Bevan (Queen Mary); Marco Ciuchini (RM3) (Aula A-1: 14:00 - 15:30)	Parallel - TDR Writing (Aula Touschek: 14:00 - 15:30)	
coffee break (Aula Touschek Foyer: 15:30 - 16:00)				
Accelerator Board (Aula DA - Div. Acceleratori: 16:00 - 17:30)	Detector Technical Board (Aula Direzione: 16:00 - 17:30)			

WORKSHOP GOALS

MAKE SURE WE'RE ALIVE

■ ADVANCE TOWARDS THE TECHNICAL DESIGN REPORT

■ TECHNICAL ISSUES

■ GEOMETRY

■ TECHNICAL CHOICES

■ PROTOTYPE PREPARATION AND TESTING

■ COLLABORATION AND MANPOWER

■ ADD INSTITUTIONS

■ BUILD MANPOWER

■ PREPARE HIRES

■ PLANNING

■ PREPARE TDR PRODUCTION PLANS

■ PREPARE CONSTRUCTION SCHEDULE