


Developments of Stitched Monolithic Pixel Sensors towards the application in the ALICE ITS3

Gianluca AGLIERI RINELLA

On behalf of the ALICE Collaboration



Outline




Introduction to ALICE ITS3


Sensor Developments

Monolithic Stitched Sensor Prototype (MOSS)



ALICE ITS2 Inner Tracking System



ITS2 Half Inner Barrel





~12.5 Gpixels, 10 m² sensitive area
24120 ALPIDE Pixel Sensors (CMOS 180 nm)





ITS3 Concept

ITS2 Half Inner Barrel
3 Inner Layers



ITS3 Concept


ITS2 Half Inner Barrel
3 Inner Layers



0.35% X_0




ITS3




Enhanced Tracking Performance

pointing resolution



improvement of factor 2 over all momenta

tracking efficiency



large improvement for low transverse momenta

ITS3 Layout and Requirements

3 Cylindrical layers

Made with **6 curved wafer-scale single-die**
Monolithic Active Pixel Sensors

Radii 18/24/30 mm, length **27 cm**

Thinned down to **<50 μm**

Position resolution $\sim 5 \mu\text{m}$

-> Pixels $\Theta(20 \mu\text{m})$



Electro-mechanical integration

No flexible circuits in the active area

-> Distribute supply and transfer data on chip to the
short edge



Cooling by air flow

-> Dissipate less than $20 \text{ mW}/\text{cm}^2$



ALICE ITS3 LoI [CERN-LHCC-2019-018](#) / LHCC-I-034

Can Bent Sensors Actually Work?



Series of beam tests with bent ALPIDE chips






Fig. 10: Inefficiency as a function of threshold for different rows and incident angles with partially logarithmic scale (10^{-1} to 10^{-5}) to show fully efficient rows. Each data point corresponds to at least 8k tracks.




Working of bent sensors demonstrated with ALPIDE

Bending and Integrating large-thin silicon dies

3 dummy Si-layers integrated
(40-50 μm thickness)

5.6 cm
7.5 cm
9.4 cm

~27cm



Sensor Development

Turn *these dummy* silicon chips into *true* single die monolithic pixel sensors

Sensor Development Roadmap

Technology

TPSCo ISC 65 nm CMOS Imaging
300 mm wafers + Stitching


Silicon submissions

MLR1 (Q4 2020)

ER1 (Q2 2022)

Design activities framed within **CERN EP RnD WP1.2**

Share and coordinate development and design efforts by several teams and institutes inside and outside ALICE



MLR1 Submission – December 2020



First submission in 65 nm CMOS Imaging

Learn technology features

Characterize devices

Prototype circuits, blocks and pixel structures

$1.5 \times 1.5 \text{ mm}^2$ test chips



MLR1 Learnings

Transistors Tests Structures

Working as expected and similar to other 65 nm technology characterized for HEP

Building blocks proven in silicon

Bandgap, DACs, Temperature sensor, VCO

Pixel Prototypes


APTS, DPTS, CE65

Detailed characterisation ongoing

Process Optimisation


Increase margins on sensing performance

1.5 mm




APTS

4x4 pixel matrix
10, 15, 20, 25 μm pitches
Pixel variants
Direct analogue readout



DPTS

32 \times 32 pixels
15 μm pitch
Asynchronous digital readout
ToT information



CE65



64 \times 32 pixels
15 μm pitch
Rolling shutter analog readout
3 pixel architectures

Selected Example: Beam Tests with DPTS chips

Detection efficiency >99.5%

Multiple beam tests


Detailed analysis ongoing, including irradiated samples




CERN EP Detector Seminar 24/09/2021

Stitching

Design Reticle (typ. 2×3 cm)



Circuits on wafer
 $n \times W$



ER1 Submission


Learn and prove **stitching**

Two large *stitched* sensor chips
(MOSS, MOST)

Different approaches for
resilience to manufacturing
faults


Small test chips

Pixel Prototypes
Fast Serial Links



300 mm wafer

MOSS Monolithic Stitched Sensor Prototype



Primary Goals

Learn **Stitching** technique to make a particle detector

Interconnect power and signals on wafer scale chip

Learn about **yield** and DFM

Study power, leakage, spread, noise, speed


Repeated units abutting on short edges

Repeated Sensor Unit, Endcap Left, Endcap Right



Functionally independent

Stitching used to connect metal traces for **power distribution** and **long range on-chip interconnect busses** for **control and data readout**


MOSS Layout



MOSS - Half Unit



MOSS Testing Scenarios - Examples



Test the sub-units independently

Study manufacturing yield

Functional yield at half unit, block, column/row/pixel level granularity

Possible dependence on pixel pitch and layout density?

Study noise, threshold, position resolution vs pixel variants


Summary

ALICE ITS3

Replace 3 Inner Layers of ITS2 with **wafer scale bent** monolithic pixel sensors

Proven operation of thinned sensors **bent at 18 mm** radius

Built full scale mechanical prototype



Sensor Developments

TPSCo 65 nm technology validated for particle sensing


Detailed characterization of MLR1 prototypes ongoing

Next: learn stitching with ER1 submission

MOSS chip prototype

14 mm × 25.9 mm stitched sensor chip


Study yield, power and signal distribution, large pixel arrays



ALICE ITS3 is pioneering large area MAPS sensors and bending.
This is sparking the interest of many groups for other experiments and applications.



SPARE SLIDES

Pb-Pb Interaction Rate	50 kHz
Particle Flux	2.2 MHz/cm ²
TID	<10 kGy
NIEL	1×10^{13} 1 MeV n_{eq} cm ⁻²





Reduce Material Budget

ITS2 Inner Barrel






ITS3



Process modifications

Similar optimization as in 180nm, but **modifications needed even more in 65 nm** for good charge collection.



<https://doi.org/10.1016/j.nima.2017.07.046>
(180nm)

<https://iopscience.iop.org/article/10.1088/1748-0221/14/05/C05013> (180nm)


Charge collection speed →

← Charge sharing

MOSS Design Challenges

Stitching


Significant reduction of circuit density



Long-range power distribution and signals transmission

Large number of independent power domains




Leakage currents



Development of Interconnects

Bonding on curved chips and circuits

Procedures, jigs, mandrels, integration with bonding machine



ITS2 Inner Barrel Stave

