


Module development for the ATLAS Phase II Pixel Inner Tracker

Abhishek Sharma (CERN)
On behalf of the ATLAS ITk collaboration

Introduction

The ATLAS experiment will upgrade its tracking detector during the Phase-II LHC shutdown to take advantage of the increased luminosity of the HL-LHC, with data-taking expected to start by 2029.

The upgraded tracker will consist of a barrel of concentric layers (5 pixel + 4 strip, with several endcap rings) and will likely cover an extended η range. It is foreseen to cover up to $|\eta| < 4.0$. Substantial developments are taking place in the area of silicon hybrid module technologies to optimize their assembly and integration techniques in order to acquire the necessary expertise for the detector's commissioning.



Proposed layout for the ITk detector², 1 m in radius and 6 m in length. The silicon sensors shown as red/blue/green cells are secured onto detector-long support staves.

To validate the numerous production, assembly, integration tests and wider infrastructure necessary in preparation for the commissioning of the ITk³, the first stages of these developments were conducted using RD53A⁴ hybrid modules. Diced to match the final production sensor size (ITkPixV2⁵), these have assisted towards optimizing the tooling and testing infrastructure needed for the final commissioning stage. Tests with the pre-production ITkPixV1 modules are now ongoing

Testing


In order to develop the necessary testing infrastructure for the electrical qualification of each assembled module, a phased approach has been adopted across the collaboration to achieve these different testing capabilities, including:

- **Performing scans and tunings** on the FEs. These include digital and analog scans that send charged pulses to pixels bypassing (digital) or including (analog) the discriminator stage to assess these respective sections of the circuitry. Threshold scans are also performed to identify the dispersion in the threshold across all pixels.
- **Monitoring** HV/LV voltages and currents, environmental temperature, humidity, dew point & module NTC temperature. This includes software interlocks which can for instance alert for module temperatures $> 40^\circ\text{C}$ and leakage current $< -1 \mu\text{A}$.
- **Thermal cycling** to ensure operation of the module after 10 cycles down to -45°C .
- **Source scans** to display the functionality of unmasked pixels.




Electrical testing setup for quad ITkPixV1 assemblies

Monitoring of module powering and environmental parameters with Grafana⁶



Module QC thermal cycling profiles



2 MBq ⁹⁰Sr source scan over 20 mins at 1Hz self-trigger


Assembly

A module consists of a silicon sensor bump-bonded to a front-end (FE) chip (forming a bare module) glued to a flexible PCB that relays the data and power connections to dedicated pigtail cables.


The module assembly process comprises of several key stages:

- **Visual Inspection:** assessing all components upon reception and at every assembly and testing stage to ensure no defects are present.



Automated visual inspection setup



Inspection of bare module




Quad Module




- **Metrology:** all components' weights and dimensions, including their planarity is measured.


Optical metrology system



Metrology Vacuum Jig




Height map of a quad module



- **Flex-attach:** gluing procedure of the bare module onto the flex PCB using custom-made tooling.

Assembly Tooling




Gluing stage: glue gap setting, glue stencil & deposition pattern and attachment

Following the flex-attach stage the module is **wire-bonded** using aluminium wedge wire-bonds followed by **parlylene coating**.

Masking tape & cover on wire-bonded module prior to parlylene coating



Parlylene adhesion tests on glass samples





Vendor 1

Vendor 2

Tools facilitating a global production

- A **database** has been developed to trace all components and assemblies along with each of their inspection & measurement results.
- In order to transport assemblies securely between different sites **module carrier** has been designed to safely house wire-bonded assemblies all whilst allowing electrical testing to continue via pigtail connectors reducing the need for handling.



Bibliography

- ¹Eta: pseudo-rapidity $= -\ln \left(\frac{|\eta|}{\sin \theta} \right)$, where θ is the angle between a particle and the beam axis.
- ²Technical Design Report ATLAS Inner Tracker Pixel Detector, CERN, ATLAS Collaboration, 2017
- ³RD53A: The RD53A Integrated Circuit cds.cern.ch/record/2287593
- ⁴RD53 collaboration cds.cern.ch/record/2287593
- ⁵Grafana Labs grafana.com

PM2021
15th Pisa Meeting on
Advanced Detectors

