


Development of CoRDIA: an Imaging Detector for next-generation Photon Science X-ray Sources.


A. Marras^{a,b}, A. Klyuev^{a,b}, S. Lange^{a,b}, T. Laurus^{a,b}, D. Pennicard^{a,b}, U. Trunk^{a,b}, C.B Wunderer^{a,b}, T. Hemperek^c, L. Hafiane^c, T. Kamilaris^c, H. Krueger^c, T. Wang^c and H. Graafsma^{a,b,d}

a) Deutsches Elektronen-Synchrotron (DESY), Hamburg, Germany
b) Center for Free Electron Laser Science (CFEL), Hamburg, Germany

c) University of Bonn, Bonn, Germany
d) Mid Sweden University, Sundsvall, Sweden



Continuous Readout Digitising Imager Array



The detector adopts a 3-stage-pipeline structure, so that while incoming photons are integrated in a Adaptive Gain amplification stage (adapted from AGIPD detector), the former image is digitized on-chip (through 11bit Successive Approximation Register ADCs) and the image before that is read out (using the Gigabit Wireline Transmitter principle developed by Nikhef for Timepix4).


We plan to adopt a modular "superpixel" architecture, with one ADC digitizing 16 analog Front-Ends, and 128 ADCs (2k pixels) being streamed out by a GWT

The analog Front-End has been tested at a frame rate >150 kframe/s

The ADC (serving 16 Front Ends) has been tested @2.5~3MS/s: $\frac{2.5 \text{ MS/s}}{16 \text{ FE}} > 150 \text{ kframe/s}$

The GWT functionality has been recently verified by Nikhef at 5.12MHz and above. We plan the use on a GWT for 128 ADC, each digitizing of a pixel value in less than 2 Bytes, and with a 66/64b encoding:



$$\frac{5.12 \text{ GHz}}{16 \text{ bits} * 128 \text{ ADCs} * 66/64} > 150 \text{ kframe/s}$$



Each of our pipeline stages has been verified to be able to operate above our frame-rate goal



prototypes

CoRDIA01 prototype: validation of Adaptive Gain circuit, CDS block, S/H to alternate the readout path between two readout sub-chains (to achieve continuous Write-Reading)




HSI_ADC01 prototype: evaluation of 4 ADC variants based on SAR architecture: exploring redundancy and switching options.

Multi-Project Wafer prototypes including basic circuitual blocks have been manufactured in TSMC65nm technology for circuit validation and characterization. They are presently under test, so far confirming expectations.




analog chain (preamplifier + S/H + CDS), Adaptive Gain operation



Analog Front-End: test of the Adaptive-Gain amplification circuit.

The system adaptively modulates the amplification of the preamplifier stage to the incoming photon flux. When exposed to a low flux, the system amplifies the input signal with a high Gain (steeper blue ramp) to minimize noise. When exposed to a high flux, the output drops, and the system amplification is reduced to a low Gain (shallower red ramp), thus avoiding saturation and extending the dynamic range.

In addition to the amplified analog value (shown above), the circuit provides a digital bit recording the high/low Gain modulation status, allowing correct evaluation of the input signal. The Gain modulation happens automatically and in real time, independently for each pixel and for each image.



when can I have one?

