

# Implementation and Performance Optimization of Lattice QCD Tool Kit on The Cell/B.E.

### Shinji Motoki

Graduate School of Biosphere Science Hiroshima University

In collaboration with

Y. Nakagawa (Niigata University)K. Nagata (Univ. of Tokyo)A. Nakamura (RIISE Hiroshima University)

The XXVII International Symposium on Lattice Field Theory - LAT2010



- Introduction and Motivation
- Cell/B.E. Architecture
- Numerical simulation details
- Summary and future plans

Introduction and Motivation



 This work is a part of the Lattice Tool Kit (LTK) project, which is intended to provide sets of free QCD codes, and anyone can use them for writing her/his own program.

• The aim of this study is a development of a SU(3) matrix multiplication code on the Cell/B.E., a new computer architecture with heterogeneous multi-core processor.

• We expect that the Cell/B.E. can be a good cost effective environment for a quenched QCD study such as color confinement, transport coefficients etc..






Developed by IBM SONY and TOSHIBA

-Consist of 8 Synergistic Processor Element and I PowerPC Processor Element

- High performance Floating point Operations

- Cell B.E. : 230GFlops (SP) 21GFlops (DP)
- PowerXCell 8i : 230GFLOPS (SP) 108.5GFLOPS (DP)








Shinji MOT

# Cell/B.E.Architecture





#### Multi-core computer:

A Cell/B.E. consists of eight operation system processor cores (SPE) and one system controll processor core (PPE).

#### **SIMD operation:**

The SPE is specialized to calculations in the use and has the new architecture with the ability of the SIMD operation.

### Small local memory LS:

SPE has a Local Store of <u>256 KBytes</u> which worked as an inside memory of SPE.

### **EIB connection and DMA:**

PPE and all SPE are connected by a high-speed bus Element Interconnect Bus.


SPE uses Direct Memory Access (DMA) transfer for data transmission. The DMA is used to forward data directly between memory and LS

### **PPE** Features



- General purpose,
   3.2GHz 64-bit RISC
- 2-Way hardware multi threaded
- LI 32kB i; 32kB d;
- L2 512kB
- Coherent load / store
- VMX-32
- 32 Unified registers
- In-order-execution

Shinji MOTOKI motoki-shinji@hiroshima-u.ac.jp




6

### **SPE Features**

- 256KB Local Store (LS)
- 2 instructions / cycle
- 128 general registers
- 128 bit Data Path (for SIMD)
  - I28bit logic operation/cycle
  - 4 SP(2 DP) floating point operations / cycle
- Latency
  - load 6 cycles
  - SP Float Mul(Add) 7 cycles
  - DP Float Mul(Add) 9(or I3) cycles

Shinji MOTOKI motoki-shinji@hiroshima-u.ac.jp



Numerical simulation details




HIROSHIMA UNIVERSITY

# • SU(3) Matrix multiplication

 $\begin{pmatrix} a_1 & a_2 & a_3 \\ b_1 & b_2 & b_3 \\ c_1 & c_2 & c_3 \end{pmatrix} \times \begin{pmatrix} d_1 & d_2 & d_3 \\ e_1 & e_2 & e_3 \\ f_1 & f_2 & f_3 \end{pmatrix} \quad \text{SU(3) matrix multiplication code on the Cell/B.E..}$ This calculation is an essential numerical part of any quench QCD calculation

Complex (SP)

573,440 matrix multiplications in single precision.



IBM QS20

# Result of only use PPE is 365(msec). 0.3 Gflops...

Theoretical peak speed is 250 Gflops (in this case)

Numerical simulation details



### HIROSHIMA UNIVERSITY

SU(3) Matrix multiplication

 $\begin{pmatrix} a_1 & a_2 & a_3 \\ b_1 & b_2 & b_3 \\ c_1 & c_2 & c_3 \end{pmatrix} \times \begin{pmatrix} d_1 & d_2 & d_3 \\ e_1 & e_2 & e_3 \\ f_1 & f_2 & f_3 \end{pmatrix} \quad \text{SU(3) matrix multiplication code on the Cell/B.E..}$ This calculation is an essential numerical part of any quench QCD calculation

Complex (SP)

573,440 matrix multiplications in single precision.



IBM QS20

## Result of only use PPE is 365(msec). 0.3 Gflops...


Theoretical speed is 250 Gflops (in this case)

### We Need improve calculation



Our Optimization is two steps

- Calculation part Optimize
  - Use SIMD Operation
  - Loop Unrolling and Pipe Line Optimize
- Data Transfer Part Optimize
  - Use Double Buffering
  - Use Unitarity



# Optimization(I) SIMDization

$for(i = 0; i < 3; i++) \{for(j = 0; j < 3; j++) \{for(n = 0; n < NV; n++) \}$
$\begin{split} \vec{D}_{\Re} &= \vec{A}_{\Re}^{(n)}(i,0) \cdot \vec{B}_{\Re}^{(n)}(0,j) \\ \vec{D}_{\Im} &= \vec{A}_{\Re}^{(n)}(i,0) \cdot \vec{B}_{\Im}^{(n)}(0,j) \end{split}$
$egin{aligned} ec{D}_{\Re} &=  -ec{A}_{\Im}^{(n)}(i,0) \cdot ec{B}_{\Im}^{(n)}(0,j) + ec{D}_{\Re} \ ec{D}_{\Im} &=  ec{A}_{\Im}^{(n)}(i,0) \cdot ec{B}_{\Re}^{(n)}(0,j) + ec{D}_{\Im} \end{aligned}$
$egin{array}{rcl} ec{D}_{\Re} &= ec{A}_{\Re}^{(n)}(i,1)\cdotec{B}_{\Re}^{(n)}(1,j) + ec{D}_{\Re} \ ec{D}_{\Im} &= ec{A}_{\Re}^{(n)}(i,1)\cdotec{B}_{\Im}^{(n)}(1,j) + ec{D}_{\Im} \end{array}$
$ \begin{split} \vec{D}_{\Re} &= -\vec{A}_{\Im}^{(n)}(i,1) \cdot \vec{B}_{\Im}^{(n)}(1,j) + \vec{D}_{\Re} \\ \vec{D}_{\Im} &= \vec{A}_{\Im}^{(n)}(i,1) \cdot \vec{B}_{\Re}^{(n)}(1,j) + \vec{D}_{\Im} \end{split} $
$ \vec{D}_{\Re} = \vec{A}_{\Re}^{(n)}(i,2) \cdot \vec{B}_{\Re}^{(n)}(2,j) + \vec{D}_{\Re}  \vec{D}_{\Im} = \vec{A}_{\Re}^{(n)}(i,2) \cdot \vec{B}_{\Im}^{(n)}(2,j) + \vec{D}_{\Im} $
$\begin{split} \vec{C}_{\Re}^{(n)}(i,j) \;&=\; -\vec{A}_{\Im}^{(n)}(i,2) \cdot \vec{B}_{\Im}^{(n)}(2,j) + \vec{D}_{\Re} \\ \vec{C}_{\Im}^{(n)}(i,j) \;&=\; \vec{A}_{\Im}^{(n)}(i,2) \cdot \vec{B}_{\Re}(2,j) + \vec{D}_{\Im} \end{split}$
}}}

In order to extract SPE's calculational power, the full use of its SIMD function is essential.

We must provide our input matrix data in a form which fits the SIMD operation.


The SPE can handle several data at once by one instruction with vector data type.

The data treated in the Cell/B.E. are 16 bytes fixation, and it can handle four data at once by a single instruction in the single precision floating point arithmetic.

We pack the matrices, a and b, of 16KByte in a structure. In order to fit the algorithm done on SPE, we separate the real and imaginary parts of a complex matrix, and pack 112 matrices.

// DMA Send Data Struct(I6kbyte Packed)
typedef struct \_s\_gprod0\_send\_t

float ar[3][3][112]; float ai[3][3][112]; float br[3][3][112]; float bi[3][3][112]; } s\_gprod0\_send\_t;



# Optimization(2) Loop Unrolling

HIROSHIMA UNIVERSITY

asmvis - g	gprod0_spu.s															🗙 🛃 asmv	is - gprod0_sp	ou_ul.s							Plan I						
Options	About															File Op	tions About														
e"gprod0	_spu.cpp"															.file"gp	rod0_spu.cpp"														
	Labels	Even Pipeline													Odd Pipeline	clks	Labels	Even Pipeline													Odd Pipeline
											XX				191:lqd\$45,64(\$18)	▲ 130		191:fma\$27,\$41,\$33,\$8	X	_				X X							192:lqd\$78,384(\$54)
		18,\$18,16					_	++			XX				x 193:lqd\$13,192(\$15)	131			X					X X							193:lqd\$42,400(\$55)
		15,\$15,16	X	-					X		XX				x 195:lqd\$44,0(\$20)	132			X	_				X		X X :					x 194:lqd\$35,144(\$57)
		47,\$48,\$8	XX							XX					x 197:lqd\$12,0(\$21)	133		195:fma\$24,\$9,\$45,\$3	X					X		XX					x 196:hbrp#3
		20,\$20,16	XX							XX					x 199:hbrp#3	134		197:fma\$26,\$39,\$46,\$2		XX						XX	_				x 198:lqd\$75,400(\$54)
	200:ai\$	21,\$21,16	XX							X					x 201:lqd\$43,0(\$16)	135		199:fma\$16,\$9,\$79,\$22		XXX					X		_				x 200:lqd\$43,416(\$55)
			X	X											x 202:lqd\$11,0(\$17)	136		201:fma\$12,\$39,\$78,\$23		XXX					X		_				x 202:lqd\$13,160(\$57)
_			X												203:lqd\$42,64(\$16)	= 137		203:nop127		XXX						$\rightarrow$			XXX		x 204:lqd\$73,416(\$54)
_		6,\$16,16	X										XX	 x	205:lqd\$10,192(\$17)	138		205:fma\$4,\$35,\$42,\$11		XXX									XXX		206:lqd\$48,432(\$55)
		\$7,\$46,\$9,\$47			X								XX			139		207:ai\$55,\$55,64				XX				$\rightarrow$		XXX			208:lqd\$17,176(\$57)
		17,\$17,16			XX			++					XX			140		209:fma\$10,\$35,\$75,\$18				XXX						XXX		++-	210:lqx\$37,\$61,\$63
	208:fma	\$6,\$45,\$13,\$7			XX								XX			141		211:nop127	_				x x					XXX			212:lqd\$71,432(\$54)
					X								X			142		213:fma\$5,\$13,\$43,\$36	_				x x					XXX			214:lqd\$31,16(\$56)
_					X							X				143		215:fma\$6,\$13,\$73,\$27	_				x X			X X :					216:hbrp# 3
_					X											144		217:ai\$54,\$54,64						XX	X		XX				218:lqd\$19,32(\$56)
						X										145		219:fma\$15,\$17,\$48,\$24		_		)		XXX			XX				x 220:lqd\$30,48(\$56)
	209:fnm	\$\$5,\$44,\$12,\$6				X										146		221:fma\$40,\$37,\$14,\$26	X					X X			X	_			x 222:lqd\$38,64(\$56)
						X										147		223:fnms\$8,\$37,\$52,\$12	XX					X X		X		_			x 224:lqd\$28,80(\$56)
						x										148		225:fma\$7,\$17,\$71,\$16	XX	X				X X							x 226:lqd\$29,96(\$56)
						x										149		227:fma\$41,\$31,\$34,\$4	XX	XX				X	X						x 228:lqd\$77,112(\$56)
						x										150		229:fnms\$9,\$31,\$53,\$10		XXX				X							x 230:lqd\$76,128(\$56)
						X										151		231:fma\$39,\$19,\$20,\$5	XX	XXX	X							XX	XXX	. x x	232:lqd\$74,144(\$56)
	210:fnm	s\$4,\$43,\$11,\$5				X										152		233:fnms\$11,\$19,\$49,\$6	X	XXX	XX							XXX	хху	. X	234:hbrp# 3
						X										153		235:fma\$35,\$30,\$32,\$15		XXX	XX	x					X	XX	хху		236:lqd\$72,160(\$56)
						X										154		237:fma\$36,\$38,\$21,\$40		XX	XX	XX					XX	XX	XX		238:lqd\$70,176(\$56)
						X										155		239:fnms\$13,\$30,\$50,\$7		>	XX	xx	x			1	XX	X X	X		
						X										156		240:fnms\$14,\$38,\$51,\$8			XX	xx>	x x			1	XX	X			
							X									157		241:fma\$37,\$28,\$25,\$41			X	xx>	x x x				XX				
	211:fnm	s\$3,\$42,\$10,\$4					X									158		242:fnms\$17,\$28,\$47,\$9				x x x	x x x	X		1	XX				
							X									159		243:fma\$34,\$29,\$33,\$39				X X	x x x	XX		1	X				
							X									160		244:fnms\$20,\$29,\$44,\$11				)	XXX	X X X							
							X									161		245:fma\$38,\$77,\$79,\$35	X				XX	x x x							
							X									162		246:fma\$31,\$76,\$78,\$36	X X				X	x x x							
							X									163		247:fnms\$28,\$77,\$45,\$13	X X	X				x x x							
	212:nop	127					X	<								164		248:fnms\$19,\$76,\$46,\$14	X X	XX				X X							
							X								213:stqd\$3,0(\$24)	165		249:fma\$32,\$74,\$75,\$37	XX	XXX	(			X							
							X									166		250:fnms\$21,\$74,\$42,\$17	XX	XXX	X										
							X					1				167		251:fma\$30.\$72.\$73.\$34		XXX						X			+++	1	252:Inop
							X					1				168		253:fnms\$25,\$72,\$43,\$20		XXX		x				X			-	1	254;stad\$31.0(\$59)
_									11			x				169		255:fma\$33.\$70.\$71.\$38				XX			X			++	++-	++-	256:Inop

SPE has 128 general registers of 128 bit.

Thanks to the many registers, loop unrolling


and the SPE has the two pipeline and two instructions can be executed at once.

Left is before optimization, red dots is stand for resistor conflict point.

Right is after optimization, We develop a loop manual operation.


After use this Optimization, we achieve 80% theoretical peak speed

Shinji MOTOKI motoki-shinji@hiroshima-u.ac.jp



What is Bottleneck





We finally achieve 200GFlops in calculation part, But it took becomes I 2GFlops together with data transfer




Time base frequency = 26.665 MHz All SPEs completed successfully! Results for: /opt/cell/sdk/usr/bin/benchmarks/dmabench --numspes 16 seqdmar

dma_size	ticks	pclocks	microsecs	aggr GB/s
8	22.2	2662	0.83	0.1539
16	22.3	2678	0.84	0.3058
32	22.4	2688	0.84	0.6093
64	22.1	2654	0.83	1.2345
128	22.3	2673	0.84	2.4509
256	22.2	2660	0.83	4.9274
512	22.4	2690	0.84	9.7446
1024	21.9	2625	0.82	19.9673
2048	34.7	4158	1.30	25.2159
4096	74.1	8898	2.78	23.5686
8192	155.5	18657	5.83	22.4805
16384	332.1	39853	12.45	<u>21.0484</u>

**Optimization(3)** Double Buffering

HIROSHIMA UNIVERSITY




When we used without buffering, data transfer and calculation is sequential control

Double buffering is use two buffers alternately because calculation wait time reduce As possible

# Result of Double Buffering





**Optimization(4)** Reconstruction


Using Unitarity can reduce transfer data

$$\begin{pmatrix} v_1 & w_1 & z_1 \\ v_2 & w_2 & z_2 \\ v_3 & w_3 & z_3 \end{pmatrix} \Rightarrow \begin{pmatrix} v_1 & w_1 \\ v_2 & w_2 \\ v_3 & w_3 \end{pmatrix}, \quad z = (v \times w)^*$$

This techniques can reduce 30% of transfer data and reconstruction calculation is on the fly

h

HIROSHIMA UNIVERSITY



# Summary and future plans




- We show large number of SU(3)matrix multiplications on Cell/ B.E.(200GFlops in calculation part)
- Calculation optimize is achieve limit
- In Result 70 times speed up (with transfer data)
- But 22GFLOPS yet.(only 9% of theoretical peak speed in this case)
- DMA data transfer is bottleneck
- We need reduce data transportation and we think how keep data long time at LS as possible



# That's all Thank you

Shinji MOTOKI motoki-shinji@hiroshima-u.ac.jp









	Byte Byte 0 1		Byte Byte 2 3		Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9	Byte 10	Byte 11	Byte 12	Byte 13	Byte 14	Byte 15		
	char char [0] [1]		char [2]	char [3]	char [4]	char [5]	char [6]	char [7]	char [8]	char [9]	char [10]	char [11]	char [12]	char [13]	char [14]	char [15]		
	halfv [(		halfv [1	word 1]	halfv [2	vord 2]		word 3]	halfv [4		halfv [{		halfv [6		halfword [7]			
		wc [(				wo [1	ord 1]		word [2]						word [3]			
		doubleword [0]								doubleword [1]								
(MŠ	ISB) (LSB																	




QCD =Quantum ChromoDynamics =Dynamics of Quarks and Gluons



# QCD Interactins




HIROSHIMA UNIVERSITY






$$\sum_{x,\mu} U_{\mu}(x) U_{\nu}(x+\hat{\mu}) U_{\mu}^{+}(x+\hat{\nu}) U_{\nu}^{+}(x)$$



 $U_{\mu}$  :SU(3) Matrix

$$\begin{pmatrix} v_1 & w_1 & z_1 \\ v_2 & w_2 & z_2 \\ v_3 & w_3 & z_3 \end{pmatrix}$$

Shinji MOTOKI motoki-shinji@hiroshima-u.ac.jp




h

$$S_{quark} = \overline{\psi} W \psi$$

$$W^{-1}$$
 : quark propagator  
 $\vec{WX} = \vec{B}$  Solved by CG method

Shinji MOTOKI motoki-shinji@hiroshima-u.ac.jp



A typical Example

- I2xI2 Block Matrix
- 9-Blocks in one Column

 $n = 3 \times 4 \times N_x \times N_y \times N_z \times N_t$ No. of Non-Zero Elements:  $108 \times n$  (Standard case)


 $n = 3 \times 4 \times 32 \times 32 \times 32 \times 32 \approx 1.26 \times 10^7$ 




# **Multi-Core**



### Homogeneous multi core processor










## SPE Block Diagram

HIROSHIMA UNIVERSITY












### HIROSHIMA UNIVERSITY



- 1. SPU initiates DMA request for data
- 2. DMA requests data from memory
- 3. Data is **copied** to local store





# ta store DMA local data store data SPU SPE

SPU needs data

- 1. SPU initiates DMA request for data
- 2. DMA requests data from memory
- 3. Data is copied to local store
- 4. SPU can access data from local store



### HIROSHIMA UNIVERSITY



- 1. SPU initiates DMA request for data
- 2. DMA requests data from memory
- 3. Data is copied to local store
- 4. SPU can access data from local store
- SPU operates on data then copies data from local store back to memory in a similar process

