Single Subsystem integration/verification READY

TO BE PROCURED

Subsystem	Target	Equipment
Detector	 LYRA new production batch; 	 Test Equipment (ARTY)
6hr 15min	 ASIC Functionalities; 	and test pulser;
	 SDD Performances; 	 Custom interface for TE;
	 GAGG Performances; 	 HV and LV lab. generator;
		 SW for Quick Look/data
		analysis;
		 Radioactive sources
		(241Am, 137Cs);
		• HERMES breadboards
		(1&2);
BEE	 TC interpretation; 	 Detector Emulator
4hr 15min	 HK generation; 	(breadboards);
	 TM generation; 	<mark>○ iOCB Emulator;</mark>
	 Single Event Time Tagging; 	 LV lab. Generator;
	•	<mark>○ PPS Emulator;</mark>
		 SW for Quick Look/data
		analysis;
PSU	 LV Power on-off verification; 	 LV lab. Generator;
3hr 15min	 HV Ramp-up/down verification; 	<mark>○ Latch-up</mark>
	 Complete procedure for 	<mark>"stimulus"/simulator;</mark>
	detector switch on/off	o Artificial FEE load
	verification (TBV);	<mark>simulator;</mark>
	 Latch-up circuit verification; 	
PDHU	 TC interpretation; 	 LV lab. Generator;
9hr 15min	 PSU commanding; 	o P/L & S/C simulator;
+	 BEE commanding; 	 Desktop/labtop computer
TBD for SW	 Operative modes; 	with ISIS-SDK;
	 Alert procedures; 	 Cables and connectors;
	 TM packets generation; 	 Computer display;
	 Scientific on-board SW; 	 Optional: Osciloscope;
	 Scientific data handling 	

In this phase the main functionalities of single sub-systems (Detector, BEE, PSU, PDHU) will be verified. This activity is preliminary to the following one-by-one sub-system integration/verification (see next pages).

The current table, mostly incomplete, shall be filled including all main functionalities that need to be verified, including the necessary equipment necessary to carry out tests.

The use of breadboards and/or simulators is strongly recommended.

Please, an indication on the estimated time for each single functionality check is warmly required.

One-by-one Subsystem integration/verification **READY**

TO BE PROCURED

Subsystem	Target	Material
BEE	 BEE proper PSU commanding; 	 LV lab. generator;
PSU	 Complete procedure for 	 SW for Quick Look/data
<mark>TBD time</mark>	Detector switch on/off	analysis;
	verification;	o <mark>Latch-up</mark>
	 Complete Latch-up procedure 	<mark>"stimulus"/simulator;</mark>
	verification (Safe-Mode);	
BEE	 FEE configuration; 	 LV lab. Generator;
FEE	 Detector operation; 	o PPS Emulator;
<mark>TBD time</mark>	 SDD Performance; 	 SW for Quick Look/data
	 Monitoring and HK generation; 	analysis;
	 Single Event Time Tagging; 	
	 Data Package generation (e.g. 	
	HK, event list);	
PDHU	 TM/TC generation; 	 LV lab. Generator;
BEE	 Alert generation; 	<mark>○ Latch-up</mark>
<mark>TBD time</mark>	 Operative modes; 	<mark>"stimulus"/simulator;</mark>
	 BEE operation; 	 SW for Quick Look/data
	•	analysis;
PDHU	 Toggle voltages switches 	 LV lab. Generator;
PSU	 Reading of voltages status 	<mark>○ Latch-up</mark>
TBD time		<mark>"stimulus"/simulator(?);</mark>
		o <mark></mark>

In this phase, after the subsystem stand-alone verification phase, the focus is on the one-by-one interconnection. The main topic is to check the correct configuration and the proper operation of each pair of interconnected subsystems.

For what concerns the integration of the demonstration module, i.e. the first integrated system, a development phase during integration activity could be taken into account. For this reason BEE-PSU and BEE-FEE are kept separated at this stage and could be simplified for PFM and FM models.

The current table, mostly incomplete, shall be filled including all main functionalities that need to be verified, including the necessary equipment necessary to carry out tests.

The use of breadboards and/or simulators is strongly recommended.

Please, an indication on the estimated time for each single functionality check is warmly required.

Multiple Subsystem integration/verification

T0	BE	PROCI	JRED	
_				

Subsystem	Target		Material	
PDHU	-	Operative modes (power safe);	0	Detector Emulator
BEE	-	Emergency procedures;		(breadboards);
PSU	-		0	LV lab. Generator;
<mark>TBD time</mark>			0	PPS Emulator;
			0	SW for Quick Look/data
				<mark>analysis;</mark>
			0	Latch-up
				<mark>"stimulus"/simulator;</mark>
BEE	-	FEE operation;	0	LV lab. generator;
PSU	-	SDD performances;	0	PPS Emulator;
FEE	-		0	SW for Quick Look/data
<mark>TBD time</mark>				<mark>analysis;</mark>
			0	Latch-up
				<pre>"stimulus"/simulator;</pre>

READY

TO BE PROCURED			
Subsystem	Target	Material	
PDHU	 Operative modes; 	 Detector Emulator 	
BEE	 SDD performances; 	(breadboards);	
PSU	•	 LV lab. Generator; 	
FEE		o PPS Emulator;	
(i.e. whole		o SW for Quick Look/data	
payload		analysis;	
module)		o <mark>Latch-up</mark>	
<mark>TBD time</mark>		<mark>"stimulus"/simulator;</mark>	