

Single Subsystem integration/verification

READY

TO BE PROCURED

Subsystem	Target	Equipment
Detector 6hr 15min	<ul style="list-style-type: none"> <li>▪ LYRA new production batch;</li> <li>▪ ASIC Functionalities;</li> <li>▪ SDD Performances;</li> <li>▪ GAGG Performances;</li> </ul>	<ul style="list-style-type: none"> <li>○ Test Equipment (ARTY) and test pulser;</li> <li>○ Custom interface for TE;</li> <li>○ HV and LV lab. generator;</li> <li>○ SW for Quick Look/data analysis;</li> <li>○ Radioactive sources (241Am, 137Cs);</li> <li>○ HERMES breadboards (1&amp;2);</li> </ul>
BEE 4hr 15min	<ul style="list-style-type: none"> <li>▪ TC interpretation;</li> <li>▪ HK generation;</li> <li>▪ TM generation;</li> <li>▪ Single Event Time Tagging;</li> <li>▪ ....</li> </ul>	<ul style="list-style-type: none"> <li>○ Detector Emulator (breadboards);</li> <li>○ iOCB Emulator;</li> <li>○ LV lab. Generator;</li> <li>○ PPS Emulator;</li> <li>○ SW for Quick Look/data analysis;</li> </ul>
PSU 3hr 15min	<ul style="list-style-type: none"> <li>▪ LV Power on-off verification;</li> <li>▪ HV Ramp-up/down verification;</li> <li>▪ Complete procedure for detector switch on/off verification (TBV);</li> <li>▪ Latch-up circuit verification;</li> </ul>	<ul style="list-style-type: none"> <li>○ LV lab. Generator;</li> <li>○ Latch-up “stimulus”/simulator;</li> <li>○ Artificial FEE load simulator;</li> </ul>
PDHU 9hr 15min + TBD for SW	<ul style="list-style-type: none"> <li>▪ TC interpretation;</li> <li>▪ PSU commanding;</li> <li>▪ BEE commanding;</li> <li>▪ Operative modes;</li> <li>▪ Alert procedures;</li> <li>▪ TM packets generation;</li> <li>▪ Scientific on-board SW;</li> <li>▪ Scientific data handling</li> </ul>	<ul style="list-style-type: none"> <li>○ LV lab. Generator;</li> <li>○ P/L &amp; S/C simulator;</li> <li>○ Desktop/labtop computer with ISIS-SDK;</li> <li>○ Cables and connectors;</li> <li>○ Computer display;</li> <li>○ Optional: Oscilloscope;</li> </ul>

In this phase the main functionalities of single sub-systems (Detector, BEE, PSU, PDHU) will be verified. This activity is preliminary to the following one-by-one sub-system integration/verification (see next pages).

The current table, mostly incomplete, shall be filled including all main functionalities that need to be verified, including the necessary equipment necessary to carry out tests.

The use of breadboards and/or simulators is strongly recommended.

**Please, an indication on the estimated time for each single functionality check is warmly required.**

One-by-one Subsystem integration/verification

READY

TO BE PROCURED

Subsystem	Target	Material
BEE PSU TBD time	<ul style="list-style-type: none"> <li>▪ BEE proper PSU commanding;</li> <li>▪ Complete procedure for Detector switch on/off verification;</li> <li>▪ Complete Latch-up procedure verification (Safe-Mode);</li> </ul>	<ul style="list-style-type: none"> <li>○ LV lab. generator;</li> <li>○ SW for Quick Look/data analysis;</li> <li>○ Latch-up "stimulus"/simulator;</li> </ul>
BEE FEE TBD time	<ul style="list-style-type: none"> <li>▪ FEE configuration;</li> <li>▪ Detector operation;</li> <li>▪ SDD Performance;</li> <li>▪ Monitoring and HK generation;</li> <li>▪ Single Event Time Tagging;</li> <li>▪ Data Package generation (e.g. HK, event list);</li> </ul>	<ul style="list-style-type: none"> <li>○ LV lab. Generator;</li> <li>○ PPS Emulator;</li> <li>○ SW for Quick Look/data analysis;</li> </ul>
PDHU BEE TBD time	<ul style="list-style-type: none"> <li>▪ TM/TC generation;</li> <li>▪ Alert generation;</li> <li>▪ Operative modes;</li> <li>▪ BEE operation;</li> <li>▪ ...</li> </ul>	<ul style="list-style-type: none"> <li>○ LV lab. Generator;</li> <li>○ Latch-up "stimulus"/simulator;</li> <li>○ SW for Quick Look/data analysis;</li> </ul>
PDHU PSU TBD time	<ul style="list-style-type: none"> <li>▪ Toggle voltages switches</li> <li>▪ Reading of voltages status</li> </ul>	<ul style="list-style-type: none"> <li>○ LV lab. Generator;</li> <li>○ Latch-up "stimulus"/simulator(?);</li> <li>○ ....</li> </ul>

In this phase, after the subsystem stand-alone verification phase, the focus is on the one-by-one interconnection. The main topic is to check the correct configuration and the proper operation of each pair of interconnected sub-systems.

For what concerns the integration of the demonstration module, i.e. the first integrated system, a development phase during integration activity could be taken into account. For this reason BEE-PSU and BEE-FEE are kept separated at this stage and could be simplified for PFM and FM models.

The current table, mostly incomplete, shall be filled including all main functionalities that need to be verified, including the necessary equipment necessary to carry out tests.

The use of breadboards and/or simulators is strongly recommended.

**Please, an indication on the estimated time for each single functionality check is warmly required.**

Multiple Subsystem integration/verification

READY

TO BE PROCURED

Subsystem	Target	Material
PDHU BEE PSU TBD time	<ul style="list-style-type: none"> <li>▪ Operative modes (power safe);</li> <li>▪ Emergency procedures;</li> <li>▪ ...</li> </ul>	<ul style="list-style-type: none"> <li>○ Detector Emulator (breadboards);</li> <li>○ LV lab. Generator;</li> <li>○ PPS Emulator;</li> <li>○ SW for Quick Look/data analysis;</li> <li>○ Latch-up "stimulus"/simulator;</li> </ul>
BEE PSU FEE TBD time	<ul style="list-style-type: none"> <li>▪ FEE operation;</li> <li>▪ SDD performances;</li> <li>▪ ...</li> </ul>	<ul style="list-style-type: none"> <li>○ LV lab. generator;</li> <li>○ PPS Emulator;</li> <li>○ SW for Quick Look/data analysis;</li> <li>○ Latch-up "stimulus"/simulator;</li> </ul>

READY

TO BE PROCURED

Subsystem	Target	Material
PDHU BEE PSU FEE (i.e. whole payload module) TBD time	<ul style="list-style-type: none"> <li>▪ Operative modes;</li> <li>▪ SDD performances;</li> <li>▪ ...</li> </ul>	<ul style="list-style-type: none"> <li>○ Detector Emulator (breadboards);</li> <li>○ LV lab. Generator;</li> <li>○ PPS Emulator;</li> <li>○ SW for Quick Look/data analysis;</li> <li>○ Latch-up "stimulus"/simulator;</li> </ul>