



Firmware at the Mu2e Test Stand


Micol Rigatti

Final Report

25/09/2019

Mu2e Experiment


A search for Charged-Lepton Flavor Violation



neutrino-less coherent conversion of the muon in electron


The observation of this physics process would demonstrate the existence of physics beyond the standard model

Mu2e Concept



- Generate a beam of low momentum muons (μ^-)
- Stop the muon in a target (aluminum)
- The stopped muons are trapped in orbit around the nucleus
- Look for events consistent with $\mu N \rightarrow e N$

The Mu2e Detector






Tracker


Identify and measure
105 MeV/c electrons

18 stations are assembled into
the completed tracker

A station is 1 plane of 6 panels

A panel is a group of 96 straws






The detector has 23,000 straws distributed into 20 measurement stations across a 3 m length.

Each straw is instrumented on both sides with preamps and TDCs.

Signal from the straws need to be amplified, digitized and transmitted to the DAQ.






Mu2e tracker digitizer and readout controller board

It sits on the outer edge of each Mu2e tracker panel and services the entire panel via 12-bit 50 Mbps ADCs (MAX19527) digitizing the hit energy from each of the 96 straws.


The time of the hits from the two ends of the straws is digitized inside two Microsemi PolarFire FPGAs (MPF300TS-1FG1152), called DIGI HV and DIGI CAL.

A third Microsemi PolarFire FPGA, called ROC, is connected to each DIGI via four 5 Gbps SERDES lanes and to the TDAQ via a two 2.5 Gbps fibers connected to a Data Transfer Controller.


Optical Fibers



TDAQ - Mu2e Trigger and Data Acquisition



TDAQ - DTC



The Data Transfer Controller (DTC) collects data from multiple detector Readout Controllers.

The DTC is implemented using a commercial PCIe card located in the DAQ Server.


There are a total of 36 DAQ servers, occupying four racks in the electronics room.

TDAQ - Run Control Host





The Command Fanout (CFO) module in the Run Control Host is responsible for generating and synchronizing packets by sending Heartbeat control packet for each event window.

ROCs – Readout Controllers




Firmware concept on DRAC






TOP SERDES

The main purpose of the firmware developed on the evaluation board is to manage communication between the Trigger and Data Acquisition (TDAQ) and the Mu2e detector subsystem Readout Controllers (ROCs).



Testing link between ROC and DTC




Data Transfer Controller




Optical
Fiber

Evaluation board with TOP SERDES



TOP SERDES



otsDAQ - off-the-shelf data acquisition

otsdaq is an online DAQ software framework. It is a web interface to configure, control, and monitor the online DAQ software entities from Chrome.



Vivado – signals from DTC

The screenshot displays the Vivado Lab Edition 2018.3 interface. The top-left pane shows the **Hardware** tree with the **hw_ila_5** core selected. The **ILA Core Properties** pane shows details for **hw_ila_5**, including its cell (**RingController_instRingInterface**), device (**xc7k325t_0**), and core (**core_5**).

The main window displays the **Waveform - hw_ila_6**. The **ILA Status** is **Idle**. The waveform shows signals for **rddata[17:0]**, **d**, **k**, **rdatereg[17:0]**, **rdatereg2[17:0]**, **rdateregDCS[64:0]**, **rdateregData[64:0]**, and various **LinkinpuFIFO** status signals. The **Settings - hw_ila_6** pane shows the **Core status** as **Idle** and **Capture status** as **Window 1 of 1**. The **Trigger Setup - hw_ila_6** pane shows a trigger for **rddata[17:0]** with the operator **!=**, radix **[H]**, value **3_XXXX**, port **probe0[17:0]**, and comparator usage **1 of 1**.



The **Tcl Console** at the bottom shows the following log messages:

```
INFO: [Labtools 27-1964] The ILA core 'hw_ila_5' trigger was armed at 2019-Aug-19 15:09:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=="RingController_inst/RingInterfaces[0].u/GTX0ILAs.ilall_i"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_devices xc7k325t_0] -filter {CELL_NAME=="RingController_inst/RingInterfaces[0].u/GTX0ILAs.ilall_i"}]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_5' triggered at 2019-Aug-19 15:09:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/mrigatti/AppData/Roaming/Xilinx/vivado_lab/.Xil/vivado_lab-21376-CD-132133/backup/hw_ila_data_5.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import t
```

What so far?

PROBLEMS SOLVED:


- Bad synchronization on latches
- RESET bug
- Wrong calculation on the CRC
- Bad handling of the RESET on the retransmission




TASK ACCOMPLISHED:

- Debugging, testing and fixing retransmission of corrupted data
- Changed marker detection
- Testing of Read, Block Read, Write, Block Write Request
- Testing of Heartbeat and Data Request
- Stress Test

What now...?






Pictorially: Event Window synchronization



Event Window defined at CFO


Step 1. Measure travel time through different boards and through fibers of different lengths

Step 2: after delays applied at ROC: Event Windows synchronized at timestamping front-ends



Timing

Supercycle: the temporal window between two proton beams.




Each spill contains approximately 32 000 uBunches, for a total of 256 000 Bunches in a 1.4 second supercycle. A Bunch is 1695 ns.

Timing

Event Window Duration = 1695 ns

Encoded System Clock
40 MHz



No control
data

EVENT WINDOW

No control
data

Control/Data Ring
2.5 Gbps




Readout Controller
acquisition clocks
100 MHz




ROC internal time

Loopback

1. The Command Fan Out (CFO) is the 40 MHz single clock source and fans out clock to N Data Transfer Control (DTC) units
2. Transmission to the front-end ROCs will be done using optical fiber employing clock-encoded data at 4.0 Gbps
3. ROCs will extract a 200 MHz clock from the clock-encoded data bitstream, which will be used by the ROCs as the Reference Clock for timestamping data.




Clock test



Next goals

- Understand why clock is not recovering and solve that
- Work on the integration of DRAC Firmware with TOP SERDES
- Work on Calorimeter



Thank you!

DDR INTERFACE

Part of the firmware that handles storage of data and integrity of the DDR memory.

