

Summary

(a) IFR subdetector update since last workshop

(b) update on the development of the IFR prototype electronics and DAQ system

(c) conclusions

IFR subdetector update since last workshop :

• an estimate of the manpower required for writing the TDR and bulding the IFR electronics has been prepared, based on the baseline design schematically represented in the diagram below:

The numbers of high speed data links follow from the estimates already presented at previous workshops and depend upon:

-the current SiPM dark count estimates (more data after the test of the prototype) -a trigger rate of 150kHz and a trigger extraction window of 150ns

SuperB IFR electronics : IFR subdetector update since last workshop – (a)

The manpower estimate, while accounting also for some effort devoted to finding alternative solutions for the front end electronics and the TDCs, assumes, for the production phase that the system is built accordingly to the baseline design.

The assumption is made, in particular, that the digitizer crates could be placed in a moderately hostile area (distance? shield?). Low loss cables are foreseen to connect the differential output of the discriminators on the front end cards ("IFR_ABC") to the digitizers.

SuperB IFR electronics : IFR subdetector update since last workshop – (a)

In order to evaluate the performance of ACAM's TDC-GPX under a neutron flux we are preparing a test setup based on the ATMD_GPX development kit.

The AM-GPX box contains (besides regulators and oscillator) a TDC-GPX chip, a local controller implemented in a flash-based Pro-ASIC APA075 FPGA and a set of transceiver chips. The ancillary devices interface the TDC-GPX digitizer to the PCI card installed in a desktop PC located out of the neutron beam.

The AM-GPX box could be put in the neutron beam in a "parasitic" fashion and we would try to evaluate the occurrence of data corruption due to single event upsets or the degradation in performance related to the integrated dose.

SuperB IFR prototype:

- 4 layers of x-y scintillators, 1 cm thick, read in binary mode
- 4 layers of scintillators 2 cm thick, read in timing mode

SuperB-IFR prototype readout electronics (baseline):

- "IFR_ABCD": sensor Amplification, Bias-conditioning, Comparators, (new!) **^D**ata processing:
- it samples the level of the comparators outputs ω >= 80MHz and stores it, pending the trigger request
- \cdot "IFR_FE_BiRO": collects data from IFR_ABCD cards upon trigger request and sends it to DAQ PC (via GbE)
- \cdot "CAEN_TDC": a multi-hit TDC design based on CERN HP-TDC; hosted in a VME crate and read out via a VME CPU or via a VME-PCI bridge to the DAQ PC

•"IFR_TLU": a module (Trigger Logic Unit) to generate a fixed latency trigger based on primitives from the IFR prototype itself or from external sources

A.C.R. 2009-10-06

LST_FE Crate

SiPM carrier PCBSuperB IFR electronics : update on prototype electronics and DAQ - (b)

"IFR_FE_BiRO_TLU_carrier" LST_FE crate backplane Signal level translators DIN connectors to the $R¹¹$ TRIGGER PORTadd-on card **add-on card Power TO** ្ថិ Flat cable Flat cable A.C.R. 2010-03-17HSMC breakout adapter |HSMC Port A||||HSMC Port B| HSMC breakout dapter 125 MHz Power **USB XTAI RJ-45** Measure 2.0 Jack Display 2.5V CMOS 2.5V CMO MAX II 10/100/1000 Device $(x32)$ Ethernet 8MB SRAM 1.8V CMOS, 2.5V CMOS Graphics LCD Cyclone III $(x32)$ \bigodot EP3C120F780 \bigotimes
SMA Output 64MB Flash Character LCD $(x16)$ 2.5V CMOS LP Filter and 1.8V SSTL 256MB DDR2 Audio Amp Dual Chann $(x72)$ \odot PC Speaker 50 MHz Header Quad 7-Seg/ **Buttons** User LEDs Switches **Cyclone III Development Board Block Diagram** Outline of the **"IFR_FE_BiRO_TLU "** module **NFN** Istituto Nazionale

IFR.FE.BRO

di Fisica Nucleare

"IFR_FE_BiRO_TLU " module features **(new):**

The functions of the **IFR_FE_BiRO** and of the **IFR FE TLU** cards are combined into a single system made of

• ^a**carrier** card which fits in the "LST_FE" crate (6U x 220mm depth)

• an **add-on** card : it's simply the ALTERA Cyclone III development kit (**DK-DEV-3C120N**) equipped with breakout adapters for the kit's HSMC connectors

The **carrier** card hosts level adaptors and application specific I/O ports which allow the **add-on** card to:

•receive power

•receive the "fast OR" signals from the "ABCD" cards to generate triggers from

•generate and distribute triggers (also to the TDC system)

•generate and distribute clock and reset signals (also to the TDC system)

•poll data from the "ABCD" cards

•configure the programmable resources on the "ABCD" cards

•connect to the host PC running the DAQ software via ethernet (tcp/ip)

Total **"IFR_FE_BiRO_TLU "** needed for the prototype readout: 1

"IFR_FE_BiRO_TLU " module features: (continues)

The FPGA on board the **add-on** card is connected to the RUN CONTROL/DAQ PC of the prototype test setup via an Ethernet port.

The FPGA features a NIOS-II microcontroller which implements the full TCP/IP stack.

The NIOS-II receives commands (i.e. START, STOP, INIT) from the RUN CONTROL/DAQ PC on a TCP server socket and sends data to a TCP server socket on the PC. Data is collected through the LST FE backplane from the "ABCD" cards upon a trigger request. The data collection section of the FPGA is coded in VHDL.

The FPGA of the add-on card generates the timing (clock and reset) for all the digitizers and handles the trigger distribution as well.

"IFR_FE_BiRO_TLU " status update :

• schematics of the "carrier card" is almost finished (pending FPGA pin assignment)

• "carrier card" layout turn around time expected to be \sim 3 wks

• "carrier card" PCB production and stuffing expected to be ~3 wks

•C-language routines for the NIOS-II microcontroller are coded and tested; VHDL coded firmware is being developed;

"TDC subsystem " features:

The **TDC subsystem** uses 2 commercial TDC modules based on CERN's HP-TDC to digitze the

i Fisica Nucleare

outline of the run control / daq system for the IFR prototype

The "**IFR_FE_BiRO_TLU**" card generates a trigger if the primitives and the LUT loaded during the INIT phase require so. The trigger is sent also to the **VME_based TLU interface** and from that to the TDCs. A **TDC_BUSY** signal is set in the **VME_based TLU interface** and returned to the **IFR_FE_BiRO_TLU**, which uses it, together with its own **BiRO_BUSY**, to block further triggers.

When the TDC-PC and the **IFR_FE_BiRO_TLU** systems have readout the digitizers the BUSY bits are cleared and a new trigger can be generated and served as the data from the previous one is being transferred over the Ethernet port to the RUN CONTROL/DAQ PC.

Each event data block is framed by an HEADER and a TRAILER containing a local trigger count, incrementing with each new trigger served **and a trigger time-stamp locally generated**; **this should be sufficient**, being the whole system synchronous, **to guarantee the right matching of events from the two subsystems**. Eventually an additional **trigger_ID** tag could be distributed by the **IFR_FE_BiRO_TLU** to the **VME_based TLU interface** and from that be added to the TDC data packet

Conclusions:

At the moment the electronic shop of INFN Ferrara is focused on completing the readout electronics / DAQ for the prototype in time for the delivery of the SiPM sensors.

Todo list (in the short period):

• study the issue of radiation tolerance of one of the key elements, the time digitizer, in the IFR electronic chain.

• follow up the request of the ETD/Online team with an update of our estimates of data rates after the next SiPM irradiation test and an estimate of the setup time.

Points to think of for the parallel sessions (2)

•Safety factors on dataflow:

- We would like to get the safety factors used for the readout link calculations for each subsystem and to understand what they are based on.
- Subsystems shouldn't apply general safety margins like that on trigger rate
	- => that one will be common to the whole experiment
- But they should for what concerns their channel occupancy (based on channel hit rate and trigger window width)

• Derandomizer depth:

• Should we ensure that no data could be lost after throttling in the derandomizer buffer even in the case of worst size events ?

• ECS bandwidth:

- Subdetectors should think of the bandwidth they need to set up the FEE at startup or reload it because of radiation policy
- Set up time has to be reasonable (seconds)
- This is a key factor in defining the number of ECS links needed (10Mbits/s per links)

D. Breton ‐ SuperB Annecy Workshop ‐ March 2010

Spare slides

outline of the IFR DAQ electronics: data bandwidth estimates

A. Radiation Tolerance

The crate will operate in a moderate hostile environment for what concerns total levels of radiation (Table 1) [8]. If damages for total integrated dose are likely to be negligible. protections for latchups are needed, as well as an adequate SEU protection/detection.

Table 1: The expected doses and hadron fluences for 10 years

The SEL protection is achieved by dividing each board in sections with separate power supply. Each section is independently monitored and "protected" by a currentlimiting device (MAX893L), while an Atmel µC handles the section ON/OFF status: if SEL faults are signalled by the relevant indicators, the Atmel µC detects them and switches off the sections with SEL faults in order to correct the SEL condition and to avoid permanent damages.

The SEU protection/detection architecture is based on radiation tests carried on the key components of the ALICE TOF readout modules [9]. Such tests reported an esteem of the SEU rates and helped to select the proposed components. The implemented solution was then the following: Flash based FPGA Actel ProAsic Plus (APA 750), which are substantially immune to SEU in the configuration bits, are used for vital sections, while other sections use RAM based ALTERA FPGA (reprogrammed after a CRC error). The SRAM implements a CRC check in order to identify NOT valid data. No SEE effect was observed in the Flash and in the Atmel uC (ATMEGA). The HPTDC look-up tables will be periodically monitored via CRC and require reload from Flash memory.

XII SuperB Workshop - LAPP Annecy March-17-2010 A.Cotta Ramusino, INFN Ferrara ¹⁵ Fisica Nucleare

outline of the IFR DAQ electronics: data bandwidth estimates

SuperB-IFR numerology:

• Barrel: N_Barrel = 3600 scintillator bars (quoting G. Cibinetto)

Assuming:

• readout in TIMING mode with N_- th (=2) thresholds: both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

- each scintillator is readout from ${\sf N_sides}$ (=2) ends
- -> total number of TDC channels: N_TDC_ch

$$
N_TDC_ch = (N_Barrel) * N_sides * N_th = 14.400
$$

N_TDC_board = N_TDC_ch / 64 = 225

W.Sands., Princeton Univ., 2003

Hopefully the tests on the prototype will show that it will be possible to keep: N th = 1 but in the meantime it is better to brace for the worst!

SuperB-IFR numerology:

"Physics" rate : **500kHz**/channel, in the hottest region, arising from:

- particle rate : O(100Hz) / cm $^{\rm 2}$ $\,$ (including background)
- dimensions of a detector element : < 400cm x 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

if we do L1 trigger matching on board

--- BARREL

- assuming a 150ns trigger window

- assuming that trigger matching is performed at the front end cards

- assuming a "hit rate per scintillating element" of 1MHz per channel in the barrel (500Khz of "physics" + 500KHz of dark count rate because of the low threshold needed to improve timing precision)

- assuming that an event from an "IFR_TDC" board is built like outlined below:

•Header = Board ID + Frame ID (allows to reconstruct ABSOLUTE timing for hit records) : 12 Byte

• Channel ID + hit timing information <u>RELATIVE</u> to beginning of frame : 4 Byte per Hit

• Trailer = L1_Trigger_Data + WordCount + error code: 12 Byte

- assuming that on each TDC half of the channels has a 1MHz input rate and half has a 500KHz input rate \rightarrow

The TDC event size and data rates can be estimated as follows:

<"IFR_TDC" event size> = 12 + [(0.15us * 1MHz) hit * 32 + (0.15us * 0.5MHz) hit * 32] * 4 + 12 ≈ 12 + 8 * 4 + 12 [≈] **0.06kB**

and thus the "**trigger matched**" data rate produced by each "IFR_TDC" is:

<"IFR_TDC" data rate> = 150KHz * 0.06kB [≈] **9MB/s**

For bars read out in "binary" mode N sides has settled to: 1

SuperB-IFR numerology:

"Physics" rate : **500kHz**/channel, in the hottest region, arising from:

- particle rate : O(100Hz) / cm $^{\rm 2}$ $\,$ (including background)
- dimensions of a detector element : < 400cm x 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

if we do L1 trigger matching on board

```
- assuming a 150ns trigger window
```
- assuming that trigger matching is performed at the front end cards

- assuming a "hit rate per scintillating element" of 600kHz per channel in the endcaps (500Khz of "physics" + 100KHz of dark count rate because in the endcap we can set a higher threshold w.r.t the barrel)

- assuming that an event from an "IFR_BiRO" board is built like outlined below:

•Header = Board ID + Frame ID (allows to reconstruct ABSOLUTE timing for hit records) : 12 Byte

•8 samples within the trigger window for all 128 inputs \rightarrow 8 \star (128/8) = 128 Byte

•Trailer = L1_Trigger_Data + WordCount + error code: 12 Byte

The "IFR_BiRO" event size and data rates can be estimated as follows: **<"IFR_BiRO" event size>** = 12 + 128 + 12 [≈] **0.152kB** and thus the "**trigger matched**" data rate produced by each "IFR_BiRO" is: **<"IFR_BiRO" data rate>** = 150KHz * 0.152kB [≈] **22.8MB/s**

