

A.Cotta Ramusino, INFN Ferrara

-1

Summary

(a) prototype detector and electronics for a proof of principle: outline

(b) description and status of the components of the IFR prototype electronics

(c) outline of the run control / dag system for the IFR prototype

(d) conclusions





SuperB IFR prototype:

- 4 layers of x-y scintillators, 1 cm thick, read in binary mode
- 4 layers of scintillators 2 cm thick, read in timing mode

SuperB-IFR prototype readout electronics (baseline):

- "IFR_ABCD": sensor Amplification, Bias-conditioning, Comparators, (new!) Data processing:
- it samples the level of the comparators outputs @ >= 80MHz and stores it, pending the trigger request
- "IFR_FE_BiRO": collects data from IFR_ABCD cards upon trigger request and sends it to DAQ PC (via GbE)
- "CAEN_TDC": a multi-hit TDC design based on CERN HP-TDC; hosted in a VME crate and read out via a VME CPU or via a VME-PCI bridge to the DAQ PC

• "IFR_TLU": a module (Trigger Logic Unit) to generate a fixed latency trigger based on primitives from the IFR prototype itself or from external sources

A.C.R. 2009-10-06

LST_FE crate







"IFR_FE_BiRO_TLU_carrier" FE crate backplane to the FRIL connectors Signal level translators DIN LST_ TRIGGER PORT add-on card Flat cable Flat cable A.C.R. 2010-03-17 HSMC breakout adapter HSMC Port A HSMC Port B HSMC breakout a pter 125 MHz Power XTAL USB RJ-45 Measure 2.0 Jack Display 2.5V CMOS 2.5V CMO MAX II 10/100/1000 Device (x32) Ethernet 8MB SRAM 1.8V CMOS 2.5V CMOS Graphics LCD Cyclone III (x32) EP3C120F780 SMA Input → SMA Output 64MB Flash Character LCD (x16) 2.5V CMOS LP Filter and 1.8V SSTL 256MB DDR Audio Amp Dual Channe (x72) \odot PC Speaker 50 MHz Header Buttons/ Quad 7-Seg User LEDs Switches Cyclone III Development Board Block Diagram Outline of the "IFR_FE_BiRO_TLU" module N F N XII SuperB Workshop - LAPP Annecy March-17-2010 Istituto Nazionale

IFR_FE_BIRG

di Fisica Nucleare

"IFR_FE_BiRO_TLU" module features (new):

The functions of the IFR_FE_BiRO and of the IFR_FE_TLU cards are combined into a single system made of

• a <u>carrier</u> card which fits in the "LST_FE" crate (6U x 220mm depth)

• <u>an add-on card</u> : it's simply the ALTERA Cyclone III development kit (**DK-DEV-3C12ON**) equipped with breakout adapters for the kit's HSMC connectors

The **carrier** card hosts level adaptors and application specific I/O ports which allow the **add-on** card to:

receive power

 receive the "fast OR" signals from the "ABCD" cards to generate triggers from

•generate and distribute triggers (also to the TDC system)

•generate and distribute clock and reset signals (also to the TDC system)

•poll data from the "ABCD" cards

•configure the programmable resources on the "ABCD" cards

•connect to the host PC running the DAQ software via ethernet (tcp/ip)

Total **"IFR_FE_BiRO_TLU"** needed for the prototype readout: 1



"IFR_FE_BiRO_TLU" module features: (continues)

The FPGA on board the **add-on** card is connected to the RUN CONTROL/DAQ PC of the prototype test setup via an Ethernet port.

The FPGA features a NIOS-II microcontroller which implements the full TCP/IP stack.

The NIOS-II receives commands (i.e. START, STOP, INIT) from the RUN CONTROL/DAQ PC on a TCP server socket and sends data to a TCP server socket on the PC. Data is collected through the LST_FE backplane from the "ABCD" cards upon a trigger request. The data collection section of the FPGA is coded in VHDL.

The FPGA of the add-on card generates the timing (clock and reset) for all the digitizers and handles the trigger distribution as well.

"IFR_FE_BiRO_TLU" status update :

• schematics of the "carrier card" is almost finished (pending FPGA pin assignment)

• "carrier card" layout turn around time expected to be ~3 wks

• "carrier card" PCB production and stuffing expected to be ~3 wks

•C-language routines for the NIOS-II microcontroller are coded and tested; VHDL coded firmware is being developed;

A.Cotta Ramusino, INFN Ferrara

7





"TDC subsystem" features:

The TDC subsystem uses 2 commercial TDC modules based on CERN's HP-TDC to digitze the time of arrival of the pulses from the "ABCD"

The TDC subsystem will also use a VME-based module to interface to the "IFR FE BiRO TLU" and receive trigger/timing signals

The **TDC** subsystem VME crate will be controlled and read out by the "TDC-PC" via a PCI-VME

The TDC_PC will then send the triggered data to the RUN CONTROL/DAQ PC via a TCP/IP

8

outline of the run control / dag system for the IFR prototype



The "IFR_FE_BiRO_TLU" card generates a trigger if the primitives and the LUT loaded during the INIT phase require so. The trigger is sent also to the VME_based TLU interface and from that to the TDCs. A TDC_BUSY signal is set in the VME_based TLU interface and returned to the IFR_FE_BiRO_TLU, which uses it, together with its own BiRO_BUSY, to block further triggers.

When the TDC-PC and the IFR_FE_BiRO_TLU systems have readout the digitizers the BUSY bits are cleared and a new trigger can be generated and served as the data from the previous one is being transferred over the Ethernet port to the RUN CONTROL/DAQ PC.

Each event data block is framed by an HEADER and a TRAILER containing a local trigger count, incrementing with each new trigger served and a trigger time-stamp locally generated; this should be sufficient, being the whole system synchronous, to guarantee the right matching of events from the two subsystems. Eventually an additional trigger TD tag could be distributed by the IFR_FE_BiRO_TLU to the VME_based TLU interface and from that be added to the TDC data packet

9

Conclusions:



Work is in progress; the development of the readout electronics for the prototype should be completed in time for the delivery of the SiPM sensors.

