

Silicon/Vertex Detector

RD_FA Referee Meeting

23 settembre 2019

Attilio Andreazza (MI)

Per il work-package on silicon detectors



Istituto Nazionale di Fisica Nucleare

Sezione di Milano



UNIVERSITÀ DEGLI STUDI DI MILANO
DIPARTIMENTO DI FISICA

- Till now the silicon/vertex detector work-package was mainly concerned with the exploration of technologies suitable for the high-precision requirement of an e^+e^- collider
- For example, from CepC CDR:

- Impact parameter resolution


$$\sigma_{R\varphi} = 5\mu\text{m} \oplus \frac{10\mu\text{m} \cdot \text{GeV}}{p \sin^{3/2} \vartheta}.$$

- Intrinsic resolution of first point **<3 μm**
- Innermost layer radius **16 mm**
- Material **<0.15% X_0 /layer**
- Time resolution **<25 ns** (run at the Z)
- Power dissipation **< 50 mW/cm²**

- Momentum resolution

$$\sigma \left(\frac{1}{p_T} \right) = 2 \times 10^{-5} \text{GeV}^{-1} \oplus \frac{0.001}{p \sin^{3/2} \vartheta}.$$

- Beam pipe ($R \sim 1.5$ cm)
- **VTX:**
 - 4-7 Depleted MAPS layers
 - **Acceptance: $\theta > 150$ mrad**
- DCH: 4 m long, R 35-200 cm
- **Outer Silicon Layer**
- SC Coil : 2 T, R ~ 2.1 m
- Preshower: $\sim 1 X_0$
- Dual Readout calorimeter:
 - 2 m / $7 \lambda_{\text{int}}$
 - **Acceptance: $\theta > 100$ mrad**
- Yoke + muon chamber




- Exploring CMOS technologies, since they have the potential for low cost/high throughput
- VTX: Depleted Monolithic Active Pixels
 - Fast signal
 - Possibility for very thin detectors (low material)
 - Small pitches already realized
 - CSN5 developments: SEED-ARCADIA
 - One AIDA++ Eol submitted
 - CSN5+CSN1 developments: HVR_CCPD-ATLAS
 - One(+) AIDA++ Eol submitted
- Outer tracker:
 - Proposing passive CMOS sensor (productions by ATLAS/CMS on going, part of the ATLAS pixel detector market surveys)
 - One AIDA++ Eol submitted


Currently funded by CSN5

Small requests this year

Thinning of sensor



Reduce complexity of backside treatment




Smaller size

MAIN REQUIREMENTS OF MATISSE


Technology	CMOS BSI 0.11 μm
Voltage supply	1.2 V
Measurements	Hit position Energy Loss
Number of channels	24 × 24
Input dynamic range	up to 24 ke ⁻
Sensor capacitance	~ 40 fF
CSA input common mode voltage	> 600 mV
Local memories	2 (~70 fF each)
Noise	< 100 e ⁻
Shutter type	Snapshot shutter
Readout type	Correlated Double Sampling Double Sampling
Readout speed	up to 5 MHz
Other features	Internal test pulse Mask mode Baseline regulation

- Microbeam scans at RBI – Zagreb
 - Study charge collection of SEED sensors
 - 2 MeV protons → good charge collection uniformity
 - Pseudomatrices of 10 μm – 50 μm pitch, 100 μm – 400 μm sensor thickness



ATLAS developments

- Different monolithic devices developed within the ATLAS pixel community
- Front-end electronics **inside** the collecting well
 - **uniform charge collection**
 - **short drift path** → **less trapping**
 - **large electrode capacitance** ~100 fF, due to parasitic capacitance between the deep wells
 - LFoundry, AMS/TSI technologies
- Front-end electronics **outside** the collecting well
 - **non uniform drift field**
 - **long drift path**
 - **more sensitive to trapping**
 - **small electrode capacitance** <10 fF
 - TowerJazz
- CMOS option reviewed in February 2019, in view of the overall ATLAS ITk schedule



From the review report:


- Excellent R&D being done on the monolithic CMOS sensors
 - will be important for the field in the longer term
 - but available evidence suggests it will not converge in time for this iteration of the Pixel Upgrade

Moving developments to RD_FA

- **AMS 180 nm HV** technology now moved to TSI (USA) compatible process
- Sensor radiation hardness verified on several prototypes till 2×10^{15} n/cm²





- Full size matrix: 20.2mm x 21mm
- Compatible with most ATLAS requirements:
 - $50 \times 150 \mu\text{m}^2$ pixel size, **large fill factor**
 - Column drain readout (FE-I3 like)
 - Compatible with RD53A serial powering schema and readout protocols
- Submitted to TSI in April, first chips available now



- Interest of this new prototype:
 - Readout on full scale matrix
 - **System aspects:**
 - **Serial powering**
 - **Multi-chip module**
- Develop a multichip hybrid following a layout similar to the ones for the hybrid ATLAS quad modules
 - Challenges: accurate chip placement + flexibility
 - General agreement: hybrid by Milano, adapter+readout firmware by Lancaster
 - If successful, considering a similar development for the TowerJazz Monopix prototype (small fill factor) to be submitted at the end of the year (see backup).
- Costs depends a lot on geometry and complexity.
 - Our last pseudo-quad from ATLASPIX1 costed 6k + IVA: smaller chip, but more complex layout, integrating also adapters to readout system
 - With simplifications available in ATLASPIX3 and splitting between hybrid and adapter expect to go down to 4k+IVA: **funding request of 5k**

Handling
frame



- Silicon package till now mainly concentrate on application of CMOS technologies and developed without RD_FA funds
 - Small request this year to assess multi-chip performance of the detectors developed for ATLAS
- The technology if of great interest, in total INFN submitted 5 AIDA++ EoI on CMOS related technologies
- Three of them involve RD_FA members
 - Future requests probably based on the development of the IDEA detector concept and of the final AIDA++ project

BACKUP





Istituto Nazionale di Fisica Nucleare

Sezione di Milano




UNIVERSITÀ DEGLI STUDI DI MILANO
DIPARTIMENTO DI FISICA






LEGENDA

- drift chamber
- drift chamber service area
- magnet and iron return yoke
- calorimeter
- Si pixels
 - 20 μ m \times 20 μ m (inner barrel layers)
 - 50 μ m \times 1mm (outer barrel layers)
 - 50 μ m \times 50 μ m (forward disks)
- Si strips double stereo layer 50 μ m \times 10cm
- μ Rwell double layer 0.4mm \times 50cm
- μ Rwell double layer 1.5mm \times 50cm
- absorber (lead)
- luminometer
- steel simulating compensating and shielding solenoids
- vacuum tube




- Implement passive structures in standard CMOS processes on high resistivity substrate
 - Alternative fabrication process for standard strip and pixel sensors: **“fast and cheap”**
 - Stitching** to build large area sensors: **submitted this week in Lfoundry 150 nm**



Can one use passive CMOS Strips?

- The Outer Silicon Layer as an area of 100 m²: use of pixels is impractical
- Hamamatsu is the only supplier for the ATLAS and CMS strip trackers:
 - Both O(100 m²) size
- CMOS detector production considerations are valid for strips too:
 - Fast (foundries capabilities 10000 wafer/month)
 - 8" wafers ~100 cm² (considering yield):
100 m² detector is 10000 wafers
 - Cheap (~1000 Eur/wafer)
 - Stitching yield and cost?
- A dream: can we implement charge multiplication in CMOS sensors:
 - Mechanism similar to LGAD
 - Reduce timing requirement of the rest of central tracking
Slower detector → Less power → Less material (?)
 - ToF Detector:
Assuming 30 ps time resolution and 2 m tracking volume, 3σ π/K separation till 3 GeV/c



https://indico.cern.ch/event/666427/contributions/2881813/attachments/1603622/2544525/20180219_iLGAD IvanVila.pdf

- **TowerJazz 180 nm CMOS CIS**
 - Deep Pwell allows full CMOS in pixel
 - Derived from ALICE development (CERN)
 - Epitaxial-layer thickness: 18 – 40 μm
 - High resistivity: 1 – 8 $\text{k}\Omega\cdot\text{cm}$
 - Modified process to improve lateral depletion
- **MALTA** (asynchronous) and **TJ-Monopix** (column drain) implementing **small fill factor** designs
 - $36 \times 40 \mu\text{m}^2$ pixel size
 - Very low noise (10-15 e^-) and threshold dispersion (30-40 e^-)
 - Pixel design submitted in 2017 had charge losses due to low field region at pixel corners
- New cell design submitted in 2018, being tested now on small size prototype
- **Large scale arrays probably submitted end of 2019**

