

A proposal for the SPARC Timing System


Alessandro Drago

3rd SPARC Review Committee Meeting
Frascati, 13/1/2004

Trigger requirements

- Gun_enable (max jitter ~ 1 ps, freq.: 0.1-10 Hz)
- Laser clock (max jitter ~ 1 ps, frequency: RF/36)
- Oscilloscopes (level: NIM, max jitter: ~ 10 ps, frequency: gun_enable)
- Digitizers (level: NIM, max jitter: ~ 10 ps, frequency: gun_enable)
- Cameras (level: TTL, max jitter: ~ 500 ps, frequency: gun_enable)
- Streak camera (max jitter ~ 2 ps, frequencies: RF/36 and gun_enable)

Timing System Block Diagram



MC10EP32, MC100EP32




Figure 3. $F_{max}/Jitter$

Divider-by-2 specifications

AC CHARACTERISTICS $V_{CC} = 0\text{ V}$; $V_{EE} = -3.0\text{ V}$ to -5.5 V or $V_{CC} = 3.0\text{ V}$ to 5.5 V ; $V_{EE} = 0\text{ V}$ (Note 21.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{max}	Maximum Frequency (See Figure 3. $F_{max}/JITTER$)		> 4			> 4			> 4		GHz
t_{PLH} , t_{PHL}	Propagation Delay to Output Differential 10 Series 100 Series	250 220 320	330 290 400	420 390 480	270 250 320	350 300 400	450 390 480	320 320 375	400 380 450	480 460 525	ps
t_{RR}	Set/Reset Recovery	200	175		200	175		200	175		ps
t_{PW}	Minimum Pulse width RESET	550	475		550	475		550	475		ps
t_{JITTER}	Cycle-to-Cycle Jitter (See Figure 3. $F_{max}/JITTER$)		0.2	< 1		0.2	< 1		0.2	< 1	ps
V_{PP}	Input Voltage Swing (Differential)	150	800	1200	150	800	1200	150	800	1200	mV
t_r , t_f	Output Rise/Fall Times (20% – 80%) Q , $\overline{Q}$	50	100	150	70	120	170	70	130	200	ps

21. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 ohms to $V_{CC}-2.0\text{ V}$.

Synchronous binary “n” counter jitter specifications

AC CHARACTERISTICS $V_{EE} = -3.0V$ to $-5.5V$; $V_{DD} = 0V$ or $V_{DD} = 3.0V$ to $5.5V$; $V_{EE} = 0V$ [Note 25]

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{COUNT}	Maximum Frequency Q, TC COUT/COUT		> 1 > 800			> 1 > 800			> 1 > 800		GHz MHz
t_{PLH} t_{PHL}	Propagation Delay (10) CLK to Q (10) MR to Q (10) CLK to TC (10) MR to TC (10) CLK to COUT (10) MR to COUT (100) CLK to Q (100) MR to Q (100) CLK to TC (100) MR to TC (100) CLK to COUT (100) MR to COUT	300 300 350 250 400 300 350 400 350 400 400 450	450 400 420 350 470 400 500 550 500 550 550 600	600 500 550 450 650 550 650 700 650 700 750 800	350 400 400 350 450 400 400 450 400 450 450 500	500 500 500 450 550 500 550 500 550 500 600 640	650 600 600 550 700 650 700 750 700 750 800 850	400 450 400 400 450 450 480 520 480 520 530 570	550 580 560 510 600 560 630 670 630 670 680 720	700 700 700 600 800 700 780 820 780 820 880 920	ps
t_s	Setup Time Ph CE PE TCLD	100 500 500 500	-50 300 300 300		100 500 500 500	-50 300 300 300		100 500 500 500	-50 300 300 300		ps
t_h	Hold Time Ph CE PE TCLD	100 500 500 500	-50 300 300 300		100 500 500 500	-50 300 300 300		100 500 500 500	-50 300 300 300		ps
t_{jitter}	Cycle-to-Cycle Jitter		0.2	< 1		0.2	< 1		0.2	< 1	ps
t_{RR}	Reset Recovery Time	200	80		200	80		200	80		ps
t_{PW}	Minimum Pulse Width CLK, MR	550	300		550	300		550	300		ps
t_r t_f	Output Rise/Fall Times 20% – 80%	120	210	320	120	220	320	150	250	450	ps

25. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 ohms to $V_{DD} = 2.0V$.



Modules and components

ECL/NIM trigger fan out

3GHz ECL components

