
Top Tracker electronics status

A. Paoloni, G. Felici, A. Martini, L. Votano INFN – LNF

JUNO Italian groups meeting Ferrara 9-10 May 2019


JUNO Top Tracker



- 62 walls (496 modules)
- 32 k scintillator strips (2.6 cm)
- 6.8x6.8 m² sensitive area/wall
- 64 k channels in total


Needed to:

- Studies on cosmogenic background.
- Monitor Central Detector and Water Cerenkov efficiency and tracking performances on cosmic rays.



Top Tracker electronics

Top Tracker modules recovered from OPERA. Electronics needs to be replaced given the higher environment radioactivity.




MAROC3 board (FEC): Strasbourg It hosts MAROC3 chip and logic strictly required to make it work.

Frascati-CAEN Manages MAROC3 setting and Hosts PMT HV power supply. Hosts FADC for charge read-out.

Sends to Concentrator PMT OR.

CONCENTRATOR board: Generates wall trigger. Strasbourg Trigger time-stamp with respect Measures time difference between PMT Ors and trigger. send them to DAQ. Deliver DCS commands to read-out boards.

Top Tracker electronics status





FE Card and RO Board design frozen.


FEC + ROB read-out chain extensively tested, also on detector prototype. First CONCENTRATOR prototypes ready.

Link protocol between ROB and CONCENTRATOR ready by end of 2019.

First preliminar tests ROB-CONCENTRATOR at the end of JUNE.

ROB mass production start at the beginning of 2020 (order placed). DAQ and DCS ?

MAROC3 chip on FEC



Premaplifier gain: (0-4) range. Set to 1 in present tests. In JUNO apparatus, equalization according to calibration runs.

Slow shaper parameters for charge read-out chosen according to OPERA experience. Digital section shaper and peak-time choice according to OPERA experience.

Charge read-out


Measure

value

max

etatue

Slow shaper scheme. Capacitor values adjustale (MAROC3 setting). Slow shaper output simulation. From MAROC3 manual.




MAROC3 charge read-out through sample&hold method.

Hold must be issued by ROB at the peak time of slow shaper output, with a small time jitter.

Correct delay and time jitter verified @ Strasbourg.

New firmware version in December: Hold-signal delay is programmable parameter (jitter < 1 ns).




Charge read-out


Two possible options, tested with the MAROC3 evaluation board:

Internal conversion (8 bit) with Wilkinson ADC inside MAROC3. Maximum deadtime = 13.7μ s (with 80 MHz clock instead of standard 40 MHz).


External read-out with FADC on RO board. Maximum deadtime = 6.7 μ s (with clock_R=10 MHz).




Test-pulse tests @ LNF



FE+ROB test results (1)




FE+ROB test results (2)




FE+ROB test results (3)

RMS with old firmware version. Hold delay with Internal FPGA circuit


RMS with new firmware version. Hold delay with monostable circuit.



FE+ROB test results (4)



FEC + ROB read-out tested successfully also on a detetor prototype.



CAEN A7511N HV block



Hvmax=1100 V Imax=1000 μA Voltage supply = 12 V(10% tolerance) Vset input= 0 – 2.6 V Ripple < 10 mV ptp


Parameters: Vset = Set Voltage Iset = Current limitation Vmon = Measured Voltage Imon = Measured Current OVC bit = 1 if Current limitation

Block developed by CAEN for JUNO TT, pin-to-pin compatible with A7505N. A7511N now in CAEN catalog.


First prototypes tested at CAEN and at LNF (on ROB):

- Ripple lower than 10 mVptp.
- No visible common mode noise at mV level (Waveform observation on detector).


HV ripple measurement set-up



* GND board connected to Oscillosope GND




HV ripple measurement (2 M Ω)



 $R = 2 M\Omega$. Ripple within specs.

HV ripple measurement (1 M Ω)



 $R = 1 M\Omega$. Ripple within specs.


HV block power tests

HV powered with 12 V (Vpower) directly from the ROB power input.

Tolerance on 12 V: 10% from datasheet.

Tested HV block power from 12 V down to 9 V.

In JUNO Top Tracker, different voltage drops according to module cable length.



Ripple within specs down to Vpower = 9 V.

Vout = Vset down to Vpower = 9.5 V; for Vpower = 9 V, Vout < Vset .

HV block can be safely operated down to Vpower = 10 V (power cable choice).

The rest of the board circuits can be safely operated down to 9 V.