


Performance of a high-throughput tracking processor implemented on Stratix-V FPGA

Federico Lazzari Università di Pisa & INFN Sezione di Pisa



WHAT - The "Artificial Retina" tracking processor

- A **high speed, low latency** tracking processor
- Mathematically related to “**Hough transform**”
- Implemented on **FPGAs**
- **Highly-parallel** architecture
- Prototype with 2 FPGAs connected with **optical fibers**




WHY - Tracking at very high rate

- Reconstruction of high quality tracks at beam crossing rate (30 MHz @ LHC)

PROTOTYPE RESULTS

- **High event rate** (> 30 MHz at expected occupancy)
- **Very low latency** (< 500 ns)



AUTHORS

Results achieved by “Retina”, a 3-year project funded by INFN

F. Lazzari^{1,2}, R. Cenci^{1,2}, P. Marino^{2,3},
M.J. Morello^{2,3}, G. Punzi^{1,2}, L.F. Ristori⁴,
F. Spinella², S. Stracka², J. Walsh²

¹Università di Pisa, ²INFN Pisa,

³Scuola Normale Superiore di Pisa, ⁴FNAL