

¹ University of Bergamo Department of Engineering and Applied Sciences Dalmine (BG), Italy



² University of Pavia, Department of Electrical, Computer and Biomedical Engineering, Pavia, Italy

First test results of the CHIPIX65 asynchronous front-end connected to a 3D sensor

³ INFN Sezione di Pavia Pavia, Italy



Supported by the H2020 project AIDA-2020, GA no. 654168 http://aida2020.web.cern.ch



L. Gaioni^{1,3}, F. De Canio^{1,3}, M. Manghisoni^{1,3}, L. Ratti^{2,3}, V. Re^{1,3}, M. Sonzogni^{1,3} and G. Traversi^{1,3}

Introduction

CHIPIX65 demonstrator

FUTURE pixel readout chips at the CERN High-Luminosity LHC (HL-LHC) will be exposed to extremely high levels of radiation and particle rates. In the future upgrades, the main experiments will need completely new tracker detectors, complying with the very demanding operating conditions and the delivered luminosity. The pixel ASIC designer community identified the 65 nm CMOS technology as the candidate technology for the development of new generation readout chips at the HL-LHC. Such a technology allows the designer to integrate very dense in-pixel analog and digital functions, crucial when operating with hit rate of the order of some GHz/cm^2 .

A low noise, asynchronous front-end has been designed and integrated in a small scale demonstrator, also integrating a synchronous architecture, in the framework of the CHIPIX65 project, funded by the INFN. The demonstrator has been bump-bonded at SLAC with **3D pixel sensors** developed by FBK. In this work, the **design** and **experimental characterization** of the asynchronous architecture is reported.



3.5 mm x 5.1 mm

Features:

- 64 x 64 pixels with 50 µm pitch
- two different, synchronous and asynchronous, analog front-end architectures working in parallel (two 32x64 submatrices) interfacing with a common digital readout and configuration scheme
- A novel digital architecture
- On-chip bias network and monitoring
- Chip configuration based on SPI protocol
- Usage of CERN I/O library

Design flow:

bias network EOC digital bulk, SER Global DACs, BGR, monitoring ADC

- Digital-On-Top chip assembly
- Top-down hierarchical flow
- Pixel matrix composed of 16x16 pixel regions
- A pixel region contains the digital architecture and the analog FEs

Asynchronous Analog Front-end



- **Single amplification stage** for minimum power dissipation
- Krummenacher feedback to comply with the expected large increase in the detector leakage current
- High speed, low power current comparator
- Relatively slow ToT clock 80 MHz
- 5 bit counter 400 ns maximum time over threshold
- 30000 electron maximum input charge, ~450 mV preamplifier output dynamic range
- Selectable gain and recovery current
- Overall current consumption: ~4 uA

Preamplifier Gain stage



Test results of sensorless front-end





- Bump-bonding performed at SLAC with FBK 3D pixel sensors
- sample prototypes coupled to both 50 μ m x 50 μ m and $25 \ \mu m \ x \ 100 \ \mu m \ sensors$

• Results shown in this work are for the 50 μm x 50 μm sensor

A big thanks to:

G. Dalla Betta and M. Meschini for the 3D sensors C. Kenney, J. Segal and J. Hasi at SLAC for the bump-bonding



- All pixels tested and fully working. Front end can be operated at 600 e- threshold
- ~50 e RMS trimmed **threshold dispersion**, ENC≈100 e RMS
- Per-pixel DAC codes extracted from untrimmed S-curves using a set of ROOT macros and then loaded into the chip
- Very good linearity for the 5-bit ToT for input charge larger than ~ 2000 ke
- Average noise, threshold dispersion (tuned and untuned matrix) and Time-Over-Threshold has been evaluated as a function of the sensor reverse bias voltage
- Non negligible increase in ENC compared to sensorless front-end due to detector capacitance shunting the preamplifier input
- No significant effects of sensor reverse bias on the examined parameters

PM2018, 14th Pisa Meeting on Advanced Detectors – La Biodola, Isola d'Elba, May 27 – June 2 2018