



# Characterization of a depleted monolithic pixel sensor in 150 nm CMOS technology for the ATLAS Inner Tracker upgrade


F.J. Iguaz (IRFU/CEA-Saclay), on behalf of LF-CPIX collaboration

## 1.- LF-MONOPIX chip: design & pixel configuration




- Charge sensitive amplifier
- In-pixel 4-bit DAC for threshold trimming
- Hit register (1-bit counter)
- 8-bit timestamp @ 40 MHz
- Full-custom digital circuit (minimized area for less Cp & low noise design)

- **Depleted Monolithic Active Pixel Sensor (DMAPS)**
- Large collecting well containing all the electronics:
  - High field -> Less trapping -> Radiation hard
  - Large (~400 fF) sensor capacitance -> Noise & speed/power penalty & cross-talk
- **LF foundry 150 nm HV-CMOS**
- Wafers can be thinned & backside processed
- **Chip size:** 10 mm x 10 mm
- **Pixel size:** 50 μm x 250 μm
- Pixels distributed in 36 columns x 129 rows
- 9 flavors (4 cols each) with different configurations



- Preamplifiers:** NMOS or CMOS-input  
**Discriminators:**
- V1: two stage open-loop structure
  - V2: self-biased differential amplifier

## 2.- Breakdown voltage





## 3.- Gain & input capacitance

A <sup>55</sup>Fe source (5.9 keV x-rays) is used to measure:

$$G = \frac{\Delta V_{out}}{1620 e^-} \quad C_{inj}(F) = \frac{1620 e^-}{V_{inj}(V)} q_e(C)$$


|    | CMOS       | NMOS       | CMOS        | NMOS        |
|----|------------|------------|-------------|-------------|
| 7  | 15.9 ± 0.1 | 12.0 ± 0.1 | 2.40 ± 0.05 | 2.82 ± 0.05 |
| 12 | 15.5 ± 0.1 | 13.0 ± 0.1 | 2.25 ± 0.06 | 2.47 ± 0.08 |



## 4.- Threshold & electronic noise

### Methodology:

- External injection signal scan, recording the probability of pixel firing at  $V_{th} = 0.795$  V.
- Error function fitted to S-curves -> Threshold & noise parameters.



### Conclusions:


- Lower threshold & dispersion for V1 discri.
- Less noise for NMOS preamplifier.

## 6.- LF-CPIX collaboration

- **Universität Bonn:** I. Caicedo, T. Hemperek, T. Hirono, H. Krüger, P. Rymaszewski, T. Wang & N. Wermes.
- **CPPM:** M. Barbero, S. Bhat, P. Breugnon, Z. Chen, S. Godiot & P. Pangaud.
- **IRFU/CEA-Saclay:** F. Balli, Y. Degerli, F. Guilloux, C. Guyot, F.J. Iguaz, J.P. Meyer, A. Ouraou, P. Schwemling & M. Vandenbroucke.

## 5.- Chip threshold tuning

1. Each chip has been scanned for TRIM values between 0 & 11.
2. For each pixel:
  - a) Linear function fitted to the dependence of threshold with TRIM.
  - b) Linear fit used to get the TRIM value for a common threshold.
3. Chip scan repeated for the tuned TRIM values.



## 7.- References

- T. Wang *et al.*, *Development of a Depleted Monolithic CMOS sensor in 150 nm CMOS Technology for the ATLAS Inner Tracker Upgrade*, *JINST* **12** (2017) C01039.
- T. Hirono *et al.*, *CMOS pixel sensors on high resistive substrate for high-rate, high-radiation environments*, *NIM A* **831** (2016) 94-98.