

Test results and prospects for RD53A, a large scale 65 nm CMOS chip for pixel readout at the HL-LHC

Luigi Gaioni^{a,b}

On behalf of the RD53 Collaboration

^aUniversity of Bergamo

^bINFN Pavia




Supported by the H2020 project
AIDA-2020, GA no. 654168
<http://aida2020.web.cern.ch>


14th Pisa Meeting on Advanced Detectors

La Biodola, Isola d'Elba, May 27 – June 2 2018

- Focused R&D program aiming at the **development of pixel chips** for ATLAS/CMS **phase 2 upgrades**
- 24 Institutions from Europe and US
 - Annecy-LAPP, Aragon, Bergen, Bonn, CERN, FH-Dortmund, FNAL, INFN (Bari, Milano, Padova, Bergamo-Pavia, Pisa, Perugia, Torino), LBNL, Marseille-CPPM, New Mexico, NIKHEF, Orsay-LAL, Paris-LPNHE, Prague IP-FNSPE-CTU, RAL-STCF, Sevilla, Santa Cruz
- **65 nm CMOS** is the common technology platform
- RD53 Goals:
 - Detailed understanding of **radiation effects** in 65nm → guidelines for radiation hardness
 - Development of **tools and methodology** to efficiently design large complex mixed signal chips
 - Design of a **shared rad-hard IPs library**
 - Design and characterization of common engineering run with **full sized pixel array chip**

- The efforts of the RD53 collaboration led to the submission of the RD53A chip
- 400 x 192 pixel, 50um x 50um pixel, 20mm x 11.5mm chip (half size of production chip)
- **Goal:** demonstrate in a large format IC
 - suitability of 65nm technology (including radiation tolerance)
 - high hit rate: 3 GHz/cm²
 - trigger rate: 1 MHz
 - Low threshold operation with chosen isolation strategy and power distribution
- **Not intended to be a production chip**
 - contains design variations for testing purposes (with 3 different versions of the analog very front-end)
- Submitted at the end of August 2017 (shared engineering run with CMS MPA/SSA and other test chips for cost sharing)






Analog
"island"



- Aug. 31, 2017: Submission
- Dec. 6, 2017: First chip test
- Mar. 15, 2018: 25 wafers ordered
- Apr. 13, 2018: First bump-bonded chip test


RD53A floorplan

RD
53A



- RD53A is designed to operate with **Serial Powering** → constant current to power chips/modules in series
- Based on ShuntLDO
- Dimensioned for production chip
- **Three operation modes:**
 - ShuntLDO: constant input current I_{in} → local regulated VDD
 - LDO (Shunt is OFF): external un-regulated voltage → local regulated VDD
 - External regulated VDD (Shunt-LDO bypassed)

On-going test




RD53A testing plans



- Two test systems:
 - BDAQ53 - Bonn University <https://gitlab.cern.ch/silab/bdaq53>
 - YARR - LBNL <https://gitlab.cern.ch/YARR/YARR>
- Debugging of test systems (now): improvements in software, firmware, hardware
- Functional testing of RD53A (on-going)

RD53A public plots: <https://twiki.cern.ch/twiki/bin/view/RD53/RD53APublicPlots>

- Distribution of setups across collaboration has started
- Radiation campaigns in different sites
 - Irradiation with X-rays @ CERN (March 2018: done, scheduled a new campaign in June)
 - Gammas, protons, low-dose betas, all being planned
- Wafer probing
 - Developed needle probes card for fast sequential testing of RD53A on wafers
- Bump-bonding with first sensors:
 - wafers under processing at IZM for bump-bonding to CMS and ATLAS sensors (April 2018)





RD53A chips assembled on a SCC (designed in Bonn)




Needle card for wafer probing (developed in Bonn)


- Local generation of the analog test pulse starting from 2 defined DC voltages CAL_HI and CAL_MI distributed to all pixels and a 3rd level (local GND)
- Two operation modes which allow to generate two consecutive signals of the same polarity or to inject different charges in neighboring pixels at the same time
- DC Calibration levels generated by 12-bit on-chip DACs




- Full chip responds
- High injection (30 ke-)




- **One stage CSA** with **Krummenacher** feedback for linear ToT charge encoding
- **Synchronous discriminator**, AC coupled to CSA, including offset compensated differential amplifier and latch
- Threshold trimming by means of autozeroing (no local trimming DAC)
- **Fast ToT counting** with latch turned into a local oscillator (100-900 MHz)



SYNC front-end: preamplifier response




Preamplifier output (TOP PAD frame)




- Telescopic cascode with current splitting and source follower
- Two switches controlling the feedback capacitance value

SYNC front-end: noise and threshold distributions

Threshold distribution




S-curves for 24576 pixel(s)



- Synchronous FE fully functional and can be operated at low threshold





Noise distribution




Synchronous FE irradiation test results

An X-ray irradiation campaign has been performed at CERN in March.


- Temperature: -10°C
- TID up to 500 Mrad





- 13

RD 53A




LIN front-end: Noise and threshold distributions

RD
53A

RD53A

Chip S/N: 0x0C68


Threshold distribution



RD53A


Chip S/N: 0x0C68



S-curves for 26112 pixel(s)



- Linear FE is fully functional
- Tuning procedure under optimization
- ENC $\sim 64 e$ rms

Noise distribution





- Continuous reset integrator first stage with DC-coupled pre-comparator stage
- Two-stage open loop, fully differential input comparator
- Leakage current compensation a la FEI4
- Threshold adjusting with global 8bit DAC and two per pixel 4bit DACs


RD 53A



RD53A

Chip S/N: 0x0C5B


Threshold distribution




RD53A

Chip S/N: 0x0C5B

Noise distribution



- **Bug in the A/D interface:** missing P&R constraint on the Diff. FE hit output \rightarrow Varying load capacitance on comparator output \rightarrow systematic variation of delay and ToT
- **This bug did not prevent the Diff FE full characterization** \rightarrow Non default parameters to minimize the effect of load capacitance
- **Low threshold** achieved with **35 e- rms** threshold dispersion in **non-default configuration** \rightarrow (slower wrt nominal)





- 4 RD53A chips with sensor arrived in Bonn in April 2018
- Image of a nut placed on the sensor backside, illuminated with Am241 source
- Hit-OR-trigger scan, LIN and DIFF FE, both set to 3 ke- threshold, un-tuned
- Need some more FW/SW development to implement auto-zero sequence for SYNC FE

- The **RD53A demonstrator** has been submitted in August 2017 in the framework of the RD53 Collaboration in a **65 nm CMOS technology**
- **RD53A is alive and preliminary test results are very promising**
- **Test systems** will be soon available for the institutes to test sensors with RD53A
- **First production lot** (25 wafers) bought
- **RD53B** design framework under development for final pixel chips for submission in 2019 involving ~ 20 designers


IREF measurement and trimming

- All biases provided by internal current DACs, using an **internally generated reference current IREF** (4 μA nominal) derived by a Bandgap Reference circuit (independent from T, tolerant to TID)
- To compensate for process variations, we can tune IREF by means of 4-bit DAC set by hard-wired connections



Statistical evaluation of the IREF output for IREF Trimming setting = 8 for a sample of 15 chips


- 50% Analog Front End (AFE) - 50% Digital cells



The "analog island" concept



A "quad"



- The pixel matrix is built up of **8x8 pixel cores** → 16 analog islands (quads) embedded in a flat digital synthesized sea
- One Pixel Core contains multiple Pixel Regions and some additional arbitration and clock logic
- Pixel Regions share most of logic and trigger latency buffering



Distributed Buffering Architecture (FE65_P2 based):

- distributed TOT storage
- Integrated with Diff and Lin FE




Centralized Buffering Architecture (CHPIX65 based (4x4)):




- centralized TOT storage
- Integrated with Synch FE

LDO: Line regulation

(internal Vref from BGR)



(external Vref = 0.6 V)



ShuntLDO: Line regulation





RD
53A

(internal Vref; internal Vofs)



(external Vref=0.55V; external Vofs=0.4V)

Note: here Vofs means 1/2 of effective ShLDO Voffset




VDDA VDDD

VDDA VDDD


ToT - Without fast ToT

Time-over-Threshold distribution ($\Sigma = 1411687$)



ToT - With fast ToT

Time-over-Threshold distribution ($\Sigma = 1403676$)



Configuration	VDDD [mA]	VDDA [mA]
No clock in pixel cores (at startup)	124	365
Full chip enabled	442	365



- Direct powering
- Default bias settings
- **Value mostly as expected**
- On average (including Chip Bottom): $5.7 \mu\text{A}/\text{pix}$ (digital) -- $4.7 \mu\text{A}/\text{pix}$ (analog)
- In final chip less contribution from the Chip Bottom
- Further optimizations in both analog/digital pixels under investigation for final chips

<http://cds.cern.ch/record/2113263>

From the Spec. document

- **Hit rate:** up to 3 GHz/cm² (75 kHz pixel hit rate)
- **Detector capacitance:** < 100 fF (200 fF for the edge pixels)
- **Detector leakage:** 10 nA (20 nA for the edge pixels)
- **Trigger rate:** max 1 MHz
- **Trigger latency:** 12.5 μ s
- **Low threshold:** 600 e⁻ → severe requirements on noise and dispersion
- **Min. in-time overdrive:** < 600e⁻
- **Noise occupancy:** < 10⁻⁶ (in a 25ns interval)
- **Hit loss @ max hit rate:** 1%
- **Radiation tolerance:** 500 Mrad @ -15° C

- AFE area & arrangement → 35um x 35 um aspect ratio with "analog island" arrangement
- Same bump PAD structure
- Common strategy for power, bias distribution & shielding



- M6 V lines for the analog bias
- M5/M7 shield for bias lines in the digital section of the pixel
- AP/M9/M8 V supplies

- Each Pixel Core receives all input signal from the previous core (closer to the Digital Chip Bottom)
- Regenerates the signals for the next core.
- The timing critical **clock** and **calibration injection** signals are internally delayed to have a uniform timing (within 1-2 ns)

