CERN – EP Department



## CMOS Active Pixel Sensors for Particle Physics

### Luciano Musa (CERN)



XXIX Giornate di Studio SUI RIVELATORI SCUOLA FRANCO BONAUDI



## Outline

- 1. Prelude
  - silicon tracking detectors in HEP experiments
  - Silicon trackers a brief historical excursus
- 2. Silicon properties a brief reminder
- 3. Silicon detectors basic principles
- 4. CMOS Active Pixel Sensors advent and basic principles
- 5. First application of CMOS to Vertex Detectors for HEP
- 6. Fully Depleted MAPS improve speed and radiation hardness
- 7. Novel Developments

# Prelude Tracking Detectors in HEP Experiments

## Silicon Trackers – Key to solve complex events close to IP





LHC pp collisions: a candidate Z boson event in the dimuon decay with 25 reconstructed vertices (ATLAS, April 2012)

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020



#### LHC Pb-Pb collision (ALICE, Sep 2011)



## Measurement of the decay topology of short-lived particles

CERN

The first detection layers, the closest to the IP, are crucial for the measurement of the interaction vertex (primary) and the decay vertex of short-lived particles (secondary)

displaced tracks secondary vertex 2 cay life time primary vertex prompt tracks



Typical (proper) decay length of charm and beauty hadrons:  $\approx 100 \mu m$  and  $\approx 500 \mu m$  respectively



 $\approx$  200 m<sup>2</sup> silicon strips





CMS Tracker

Si-pixel, Si strip

All silicon

Phase-I upgrade: replacement of Si-pixel

#### Phase-II upgrade: Si pixel + Si Strip (entirely new)

≈ 200 m<sup>2</sup> silicon strips

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020



#### ALICE Inner Tracking System (ITS)







LHCb Tracker

Si strips (VELO), silicon+straw tubes

Phase-I upgrade: Si pixel, scintillating fibers

Pixels to cope with higher particle rates

## Silicon detectors at the hart of all LHC experiments



Complex systems operated in a challenging high track density environment Innermost regions usually equipped with pixel detectors



ALICE Pixel Detector



LHCb VELO



ATLAS Pixel Detector



CMS Strip Tracker IB



CMS Pixel Detector ALICE Drift Detector L. Musa (CERN) – XXIX Giornate dI Studio Sui Rivelatori, Cogne, Feb 2020



ALICE Strip Detector



ATLAS SCT Barrel

# Prelude Silicon Trackers A Brief Historical Excursus

## The rise of silicon detectors in HEP

Towards end of 1970's: intensive R&D on devices which could measure short-lived particles  $(10^{-12} - 10^{-13} s)$  R&D at CERN<sup>(A)</sup> and Pisa<sup>(B)</sup> demonstrated that strip detectors (100-200µm pitch):

- high detection efficiency (>99%), good spatial resolution (~20μm) and good stability
- precise vertex reconstruction

However: fabrication of these devises was very tricky, thus limiting their availability

1980 – fabrication of silicon detectors using standard IC planar process (PIN diode  $\rightarrow$  µstrip detector)

J. Kemmer, et al., "Development of 10-micrometer resolution silicon counters for charm signature observation with the ACCMOR spectrometer", Proceedings of Silicon Detectors for High Energy Physics, Nucl. Instr. and Meth. 169 (1980) 499.





First use of silicon strips detectors by NA11(CERN SPS) and E706 (FNAL)

- (A) NA11 (1981): 6 planes (24 x 36mm<sup>2</sup>): resistivity 2-3 kΩcm, thickness 280µm, pitch 20µm
- (B) E706 (1982): 4 planes (3x3 cm<sup>2</sup>) + 2 planes (5x5cm<sup>2</sup>)

*Erik Heine, Joseph Kemmer and Gherard Lutz: 2017 EPS prize for "Outstanding Contributions to HEP" (pioneering the development of silicon µstrip) L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020* 

## The rise of silicon detectors in HEP

The next step forward came with the advent of the VLSI technology that allowed coupling ASIC amplifier chips directly to the detectors

1990s - LEP, first silicon vertex detectors were installed in DELPHI and ALEPH experiments, then OPAL and L3

**1989** - first DELPHI vertex detector, consisting of two layers of single-sided strip detectors



Projective geometry → ambiguity at high multiplicities (high occupancy) This started to become apparent already at DELPHI:

 High number of ambiguities → reconstruction efficiency suffered a lot, especially in the forward direction

Not usable close to IP in hadron colliders (LHC) or HI experiments at SPS

Another problem at (very) high particle load → degradation of the sensor by the high radiation load

This implies starting with a very large signal-to-noise ratio, which can only be obtained with detector with small capacitance

## Silicon Strips – Ambiguity at High Occupancy



000

n-side – strips parallel to edge (beam line) p-side – stereo angle 15 degree

L. Musa (CERN) – XXIX Giornate dI Studio Sui Rivelatori, Cogne, Feb 2020

000

## Single Sided Strip Sensors back-to-back (recap lecture 1)

Double Sided Strip Module

#### ATLAS Endcap Module Design



## The Inception of Silicon Pixel Detectors

#### "The silicon micropattern detector: a dream?"

E.H.M Heijine, P. Jarron, A. Olsen and N. Redaelli, Nucl. Instrum. Meth. A 273 (1988) 615

"Development of silicon micropattern detectors" <u>CERN RD19 collaboration</u>, Nucl. Instrum. Meth. A 348 (1994) 399

1995 – First Hybrid Pixel detector installed in WA97 (CERN, Omega facility)

1996/97 – First Collider Hybrid Pixel Detector installed in DELPHI (CERN, LEP)



Work carried out by RD19 for WA97 and NA57/CERN

• 5 x 5 cm<sup>2</sup> area

- 7 detector planes
- ~0.5 M pixels
- Pixel size 75 x 500 μm<sup>2</sup>
- 1 kHz trigger rate
- Omega2 chip



#### CERN – WA97 Experiment (1995)



No-field, Pb-Pb, 153 reconstructed tracks





#### **Pixel detectors**

- Truly two-dimensional sensitivity
- No two-hit ambiguity
- Single-sided process

#### Pixel Sensor Bump Bonded to the Readout Chip



- But nr. Channels N<sup>2</sup>
- Minimum pitch limited by bump bonding technology
  - $\Rightarrow$  position resolution > 10 $\mu$ m

## Pixel Detectors at the LHC



10 years after the first use in WA97... hybrid pixel detectors at the heart of the LHC experiments







Parameters	ALICE	ATLAS	CMS
Nr. layers	2	3	3
Radial coverage [mm]	<b>39</b> - 76	<mark>50</mark> - 120	<b>44</b> – 102
Nr of pixels	9.8 M	80 M	66 M
Surface [m <sup>2</sup> ]	0.21	1.7	1
Cell size (rφ x z) [μm²]	50 x 425	50 x 400	100 x 150
Silicon thickness (sens. + ASIC) - x/X <sub>0</sub> [%]	0.21 + 0.16	0.27 + 0.19	0.30 + 0.19

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

## Beyond Hybrid Pixel Detectors ...





Monolithic Pixel Detector



N. Wermes (Univ. of Bonn)

Since the very beginning of pixel development (CERN RD 19):

dream to integrate sensor and readout electronics in one chip

Motivation to reduce: cost, power, material budget, assembly and integration complexity

#### Several major obstacles to overcome:

- CMOS generally not available on high resistivity silicon (needed as bulk material for the sensor)
- Full CMOS circuitry not possible within the pixel area (only one type of transistor → slow readout)

MAPS exist in many different flavors: **CMOS**, HV CMOS, DEPFET, SOI The following will cover only CMOS Active Pixel Sensors (CMOS MAPS) = <u>**CMOS Active Pixel Sensors (CMOS APS)**</u>

## Silicon Properties A Brief Reminder

## Silicon CMOS Industry

#### Monocrystalline silicon

main semiconductor used for the fabrication of <u>Integrated Circuits</u>

#### Monocrystalline, high purity single crystals (Czochralski)





## Silicon CMOS Industry

#### Monocrystalline silicon

main semiconductor used for the fabrication of Integrated Circuits

#### Monocrystalline, high purity single crystals (Czochralski)



#### Metal Oxide Semiconductor Field Effect Transistor

**MOSFET Structure** 



Technology Node Transisotor meanimum feature size

#### Example

For a "28nm CMOS process" 28nm is the channel length of a minimum-size transistor

### Silicon Properties – Lattice Structure



#### Silicon Atom (Si)



- Z = 14 (2,8,4)
- Group IV
- 4 valence electrons

#### 2D representation of Si crystal

## Si Si Si Sharing Si Si Si Si Si Si Si Si

Shared electrons of a covalent bond

#### Silicon lattice – diamond crystal structure



#### Crystal structure

- diamond cubic (tetrahedral)
- lattice constant 5.43 A

Each atom is surrounded by 4 equidistant nearest neighbors

## Silicon Properties – Lattice Structure

#### For a single atom the electrons can only occupy certain energy levels



When N atoms are moved closer, until they reach the equilibrium inter-atomic distance d, the energy levels split into N levels (N-fold degenerate) very close to each other. If N is large (which is the case in a crystal) they eventually form a continuous energy band.

In a crystal the discrete atomic levels form energy bands

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

## **Material Basic Properties**

Solid state materials

classification

# isolators (large band gap) semiconductors (small band gap) metals (conduction band partially filled or overlaps with valance band)



Band gap at 300K: Si = 1.12eV, Ge = 0.67eV, GaAs = 1.42eV, Diamond = 5.5eV

Band gap Si at OK: 1.17eV

Note: in reality the band structure is more complex, depending on crystal momentum, crystal orientation, etc.

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020



#### At absolute zero (-273.15° C)



E<sub>f</sub> ... Fermi Energy

If an electrical field is applied to the crystal no current can flow as this would require an electron to acquire energy. This is not possible because no higher energy states in the valence band are available.

#### At higher temperatures

Electrons can gain energy due to thermal excitation

Probability that an electronic state is occupied by an electron follows the Fermi-Dirac statistics

$$F(E) = \frac{1}{1 + e^{(E - E_F)/kT}}$$

k ... Boltzmann constant

 $E_F$  is the energy at which the probability of occupation is 1/2.

$$\varepsilon = E, \mu = E_f,$$



Fermi-Dirac distribution. States with energy  $\epsilon$  below the Fermi energy (µ) have higher probability n to be occupied, and those above are less likely to be occupied.

## Silicon Basic Properties

## How much energy is required to generate an electron-hole pair in silicon?



Valence band

Due to phonon scattering the average energy required to generate an electronhole pair is 3.62 eV at room temperature.

#### **Electrons and holes**



Valence band

An electron moving to a state in the conduction band leaves an unoccupied state in the valence band = hole

## Silicon Basic Properties

CERN

The creation of an electron-hole pair can also be seen in respect with chemical bonding: an electron is broken free from the covalent bond between two Si-atoms

Example of column IV elemental semiconductor



- Each atom has 4 closest neighbors, the 4 electron in the outer shell are shared and form covalent bonds
- At low temperature all electrons are bound (no conductivity)
- The remaining open bonds attract other e<sup>-</sup> creating a vacancy (hole) ⇒ The holes change position creating conductivity (hole conduction)

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

## Silicon Basic Properties



Intrinsic semiconductor: contains only small amounts of impurities compared to the thermally generated electrons and holes

 $n_e = n_h = n_i$   $n_i = intrinsic carrier density$ 

 $E_F = E_i = \frac{E_C + E_V}{2} + \frac{kT}{2} \ln\left(\frac{N_V}{N_C}\right)$ 

 $E_{\rm F}$  lies very close to the mid band gap at RT

 $N_{v}$ ,  $N_{c}$  := effective densities of states in the valence band and conduction band

- Due to the small band gap electrons already occupy the conduction band at room temperature
- Electrons from the conduction band may recombine with holes
- A thermal equilibrium is reached between excitation and recombination: charge carrier concentration  $n_e = n_h = n_i$

$$n_{i} = \sqrt{N_{c}N_{v}} \cdot e^{\left(-\frac{E_{g}}{2kT}\right)} \propto T^{\frac{3}{2}} \cdot \exp\left(-\frac{E_{g}}{2kT}\right)$$

 $N_V$ ,  $N_C$ : effective densities of states in the valence band and conduction band At RT:  $N_V$ =1.04x10<sup>19</sup> cm<sup>-3</sup>,  $N_C$ =2.8x10<sup>19</sup> cm<sup>-3</sup>



Compared to  $\approx 1 \times 10^{22}$  cm<sup>-3</sup> atoms in a silicon crystal only every  $\approx 10^{12}$ th atom is ionized at RT

## Silicon Properties – Drift Velocity and Mobility

Free charge carriers can be seen as free particles - they are not associated with a lattice site

- Mean kinetic energy: 3/2 kT
- Mean velocity at RT: ~ 10<sup>11</sup> μm/s

The charge carriers scatter on **lattice imperfections** due to thermal vibrations, **impurity atoms** and **lattice defects** If no electric field is applied, the average displacement due to random motion is zero

#### Applying an electric field E:

Charge carriers will be accelerated in between random collisions in the direction determined by the electric field.

Average drift velocity (\*):
$$v_e = -\mu_e E$$
 $\mu_e$  electron mobility $\mu_e = \frac{e\tau_e}{m_e}$  $m_e, m_h \dots$  effective mass $v_h = -\mu_h E$  $\mu_h$  hole mobility $\mu_h = \frac{e\tau_h}{m_h}$  $m_e, \tau_h$ : mean free time  
between collisions for e and h

(\*) Holds for small fields E ("acceleration" is small compared to the thermal velocity).

If the electric field is high enough so that the carrier energies are larger than the thermal energies, the drift velocities become independent of the electric field.

#### In the linear region of v(E) the charge carrier mobilities are

 $\mu_e$ =1350 cm<sup>2</sup>/Vs

 $\mu_h$ =480 cm<sup>2</sup>/Vs





## Adding Impurities to Intrinsic Silicon – n-doping

#### Silicon n-type

Doping with an element of the V group (e.g. P, As, Sb). The 5<sup>th</sup> valence electron is weakly bound

- The doping atom is called donor
- The released electron can contribute to electrical conduction and leaves a positively charged ion







## Adding Impurities to Intrinsic Silicon – Band Model n-doping

- The energy level of the donor is just below the edge of the conduction band
- At RT most electrons are raised to the conduction band
- The Fermi level E<sub>F</sub> moves up



#### Silicon p-type

Doping with an element of the group III (e.g. B, Al, Ga, In). One valence bond remains open. This open bond attracts electrons from their neighbor atoms

- The doping atom is called acceptor
- The acceptor atom in the lattice is negatively charged. The hole acts as a free mobile charge





## Adding Impurities to Intrinsic Silicon – Band Model p-doping

- The energy level of the acceptor is just above the edge of the valence band
- At RT most levels are occupied be electrons leaving holes in the valence band
- The Fermi level E<sub>F</sub> moves down



### Silicon Properties – Resistivity

#### Depends on concentration of free charge carriers and their mobility





rightarrow resistivity of intrinsic silicon ~ 235 kΩ cm rightarrow a silicon for pixel detectors ~ 1-10 kΩ cm rightarrow silicon substrate for CMOS IC ~ 0.1 – 10 Ωcm

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020
# Semiconductor Detectors Basic Principles

A good detector should have a large SNR. However, this leads to two contradictory requirements:

- Large Signal
  - ➡ Low ionization energy ➡ small band gap
- Low noise

⇒ very few intrinsic charge carriers ⇒ large band gap

### An optimal material should have $E_g \approx 6eV$

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

In this case the conduction band is almost empty at room temperature and the band gap is small enough to create a large number of e<sup>-</sup>h<sup>+</sup> pairs by ionization.

A material with such characteristic is the diamond. However even artificial diamond (e.g. CVD diamonds) are too expensive for large area detectors. Diamond band gap  $\approx 5.5 \text{eV}$  (RT) Intrinsic charge carrier density  $n_i \approx 10^{-27} \text{ cm}^{-3}$  (T=300K)





## Intrinsic Silicon – A Very Poor Detector

#### How does Silicon perform as detection medium?

- Mean ionization energy  $I_0 = 3.62 eV$
- Mean energy loss for a MIP in intrinsic silicon at T = 300 K: dE/dx = 3.87 MeV/cm
- $n_i = 1.45 \times 10^{10} \text{ cm}^{-3}$

Assuming a detector with a thickness of 300  $\mu m$   $\Rightarrow$  Signal of a MIP in such a detector

Assuming a detector with a surface A = 1 cm<sup>-2</sup> ⇒ Intrinsic charge carrier density (T = 300 K)

Number of e<sup>-</sup>h<sup>+</sup> pair generated by ionization (signal) is four orders of magnitude smaller than the number of electrons generated thermally (noise) at room temeperature!!!

How to suppress the charge carriers?

Depleted zone in reverse biased pn junctions





## How to Build a Detector – The p-n Junction

#### Charge carrier diffusion

At the interface of an n-type and p-type semiconductor the difference in the Fermi levels (carriers concentration) cause diffusion of the majority carriers to the other type until thermal equilibrium is reached. The Fermi levels are equal.

Opposite carriers recombine Space charges remain in the junction region





Generate an electric field, which counteract the diffusion

Depleted region, the stable charge region free of charge carriers

The corresponding potential is called built-in-voltage  $V_{bi}$ 

$$V_{bi} = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2}$$

kT ~ 26 mV (at RT)

## A More Realistic Detector – The p<sup>+</sup>n Reversed Biased Junction

#### Build a more Realistic Detector

Thin highly doped (**p**<sup>+</sup>) and **n-well** doped bulk, and apply an external voltage to deplete the bulk volume of free charge carriers

Applying a negative potential difference V between the side p and the side n (reverse bias voltage) the depleted region becomes larger

The potential barrier becomes higher by *eV* and diffusion across the junction is suppressed.

The current across the junction is very small ("leakage current")

#### Depletion width W



 $\epsilon_s$  = product of rel. permittivity of silicon and of vacuum

This is a reverse biased junction (diode)



#### L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

## A More Realistic Detector – The p<sup>+</sup>n Reversed Biased Junction

#### $p^+n$ diode detector

- Reverse bias (positive voltage on n-bulk wrt p<sup>+</sup> side)
- Increase reverse voltage to fully deplete the entire bulk of free charge carriers

#### ⇒ Full volume is sensitive to a passing particle (ionization chamber)

• Highly n-doped layer to provide ohmic contact (n<sup>+</sup>)

#### Effective doping concentrations

- $N_a = 10^{15} \text{ cm}^{-3} \text{ in } p^+ \text{ region}$
- $N_d = 10^{12} \text{ cm}^{-3} \text{ in n bulk}$

Without applying any external voltage

•  $W_p = 20 \text{ nm}$ ,  $W_n = 23 \mu \text{m}$ 

Applying an external voltage of 100V

•  $W_p = 400 \text{ nm}, W_n = 363 \mu \text{m}$ 

#### Voltage at which full thickness of the diode is depleted



d ..thickness N<sub>D</sub>-N<sub>A</sub>=N<sub>eff</sub>...effective doping concentration e.g.  $N_D = 10^{12}/cm^3$ ,  $N_a = 10^{15}/cm^3$ ,  $d = 300\mu m$ ( $\varepsilon_s = 11.7 \times 8.8 \times 10^{-12} \text{ F/m}$ )  $V_{fd} \sim 80 \text{ V}$ 





## Silicon Strips and Pixels (recap lecture 1)





# CMOS Active Pixel Sensors Advent and basic Principles

## **Digital Imaging Revolution**





Digital imaging began with the invention of the Charge-Coupled Device (CCD) in 1969

#### Start of the the digital imaging revolution

Boyle and Smith's invention improved commercial and consumer products for decades and is one of the most important technological innovations of the past half-century

Since its inception, digital imaging has progressed through improvements in CCDs and with the emergence of Complementary Metal-Oxide Silicon (CMOS) Image Sensor technology

Since 10 years CMOS has become the leading imaging technology driving the second golden age ...

Nobel Prize in Physics 2009 Willard S. Boyle and George E. Smith "for the invention of an imaging semiconductor circuit - the CCD sensor."

## CMOS Image Sensor (CIS)





Source: Olympus (optical microscopy)

#### camera phones, vehicles, machine vision, human recognition and security systems

- ➡ drive CMOS image sensors development and sales
- cellular camera phones account for 62% of the sales

#### 90% of the total image sensor sales in 2017 it was 74% in 2012, 54% in 2007

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

#### (Re)-invented in the early '90

- All-in-one: Electronic Camera On Chip
- Standard CMOS technology
  - $\Rightarrow$  lower production cost significantly
  - $\Rightarrow$  simpler integration of complex functionalities
- Very small pixels (today  $\sim 1\mu m$ , 40M pixel)
- Single low-supply and much lower power consumption •
- Increased speed (column- or pixel- parallel processing) •



#### CMOS Image Sensors Keep Hitting Record-High Levels

## CMOS Image Sensor (CIS)

#### **Pixel Scaling Trend**

There is no Moore's Law equivalent for pixel development, however there have been natural pixel generations, a metric derived from optical system and array resolution requirements



Smartphone/DSC General Pixel Pitch Trend

Source: R. Fontaine, IISW 2019, USA

## Structure of a CIS Pixel







back-illuminated structure





Back side

Si substrate



#### The photodiode usually occupies 20-30% of the pixel surface ... the rest if occupied by the in-pixel electronics



"integration time" = "exposure time", time between two consecutive reset pulses

Today, more complex structures (5T, 6T, ...) are also commonly used

## CMOS Image Sensors (CIS)



#### Rolling Shutter or Global shutter



L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

## CMOS Image Sensors (CIS)

Industry's first 3-layer Stacked CMOS Image Sensor with DRAM for Smartphones (presented at ISSCC, Feb 2017)





Source: Sony



Advanced 3D assembly techniques make distinction between hybrid (separate sensor and readout chip) and monolithic more vague

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

Image processor

#### In a standard CMOS image sensor (in the early days) the photodiode is implanted in low-resistivity silicon

Depletion region is shallow, charge collection efficiency is low

Moreover the detector element covers only a small fraction of the pixel area

... not suitable for the measurement of single charged particles



#### Use of an epitaxial layer with doping few order of magnitude smaller than one of the p++ substrate

Potential barriers exist at its boundaries



which keep minority carriers confined in the epi-layer ....



... till they reach the depleted region underneath the NWELL collection electrode

#### Doping of epitaxial layer few order of magnitude smaller than that of the p-well or the p++ substrate

boundaries  $V_{1} = \frac{kT}{q} ln \frac{N_{sub}}{N_{epi}}$   $V_{2} = \frac{kT}{q} ln \frac{N_{PWELL}}{N_{epi}}$ 

Potential barriers exist at its

which keep minority carriers confined in the epi-layer ....



... till they reach the depleted region underneath the NWELL collection electrode

#### Doping of epitaxial layer few order of magnitude smaller than that of the p-well or the p++ substrate

Potential barriers exist at its boundaries



which keep minority carriers confined in the epi-layer ....



... till they reach the depleted region underneath the NWELL collection electrode

## The inception of CMOS MAPS for charged particle tracking





Nuclear Instruments and Methods in Physics Research A 458 (2001) 677-689

IN PHYSICS RESEARCH Section A www.elsevier.nl/locate/nima

NUCLEAR INSTRUMENTS & METHODS

#### A monolithic active pixel sensor for charged particle tracking and imaging using standard VLSI CMOS technology

R. Turchetta<sup>a,\*</sup>, J.D. Berst<sup>a</sup>, B. Casadei<sup>a</sup>, G. Claus<sup>a</sup>, C. Colledani<sup>a</sup>, W. Dulinski<sup>a</sup>, Y. Hu<sup>a</sup>, D. Husson<sup>a</sup>, J.P. Le Normand<sup>a</sup>, J.L. Riester<sup>a</sup>, G. Deptuch<sup>b,1</sup>, U. Goerlach<sup>b</sup>, S. Higueret<sup>b</sup>, M. Winter<sup>b</sup>

<sup>a</sup>LEPSI, IN2P3/ULP, 23 rue du Loess, BP20, F-67037 Strasbourg, France <sup>b</sup>IReS, IN2P3/ULP, 23 rue du Loess, BP20, F-67037 Strasbourg, France

In a standard CMOS image sensor the photo diode is integrated in low-resistivity silicon:

- ➡ Standard CMOS substrate
- Depletion region is shallow, charge collection efficiency is low

Moreover the detector element covers only a small fraction of the pixel area



Integration of a sensor in  $0.6\mu m$  CMOS process

- Twin (P and N) tubs
- Implanted in lightly doped (P<sup>-</sup>) epitaxial silicon layer
- Grown on top of the highly doped (P<sup>++</sup>) substrate

The charge collection diode is made of the junction between the NWELL and the P-type epitaxial layer

## Development of CMOS APS – MIMOSA series

p-type crystalline epitaxial layer hosts n-well charge collector

Signal is generated in a high-resistivity (> 1 k $\Omega$ cm) epi-layer ~20µm thick (larger values possible)

Early versions with thin and low resistivity epi-layer

R&D mostly with AMS 0.6 $\mu$ m and 0.35 $\mu$ m technology

Only one transistor type in the active area (NMOS)

⇒ 2T or 3T in-pixel circuit

➡ Rolling shutter architecture for matrix analogue readout

epi-layer not fully depleted

⇒ Charge collected (mostly) by diffusion and drift

⇒ Typical charge collection time < 100ns

Sensitive to radiation induced displacement damage in the epi layer  $\Rightarrow$  ok for applications with up to ~ 10<sup>12</sup> 1MeV N<sub>eq</sub>/cm<sup>2</sup>







ionizing particle

## The INMAPS Process



"Monolithic Active Pixel Sensors (MAPS) in a Quadruple Well Technology for Nearly 100% Fill Factor and Full CMOS Pixel"

*R. Turchetta et al.*, Sensors 2008, 8, 5336-5351; DOI: 10.3390/s8095336

Standard CMOS with additional deep P-well implant Quadruple well technology

100% efficiency and CMOS electronics in the pixel



#### New generation of CMOS APS for scientific applications with complex CMOS circuitry inside the pixel (TowerJazz CIS 180nm)

#### TPAC - for ILC ECAL (CALICE)



50µm pixel

#### PIMMS – for TOF mass spectroscopy



70µm pixel L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

#### CHERWELL – Calorimetry/Tracking



 $48 \,\mu\text{m} \times 96 \,\mu\text{m}$  pixel

#### ALPIDE – Tracking



27 μm x 29 μm pixel

## Development of CMOS APS (1999 – 2015)



#### Owing to the industrial development of CMOS imaging sensors and an intense R&D by HEP community ...



... several experiments have selected CMOS APS (STAR, ALICE, CBM, NICA MPD, sPHENIX, Mu3e)

... and now intense R&D ongoing for HL-LHC (ATLAS) and LC



L. Musa (CERN) – XXIX Giornate dI Studio Sui Rivelatori, Cogne, Feb 2020

# First application to Vertex Detectors Measurement of short-lived particles in nuclear-nuclear collisions

## First use of CMOS APS in HEP - STAR Pixel Detector



- 2 layers (2.8cm and 8cm radii)
- 10 sectors total (in 2 halves)
- 4 ladders/sector

20 to 90 kRad / year  $2*10^{11}$  to  $10^{12}$  1MeV n<sub>eq</sub>/cm<sup>2</sup>

Ladder with 10 CMOS APS sensors (~ 2×2 cm<sup>2</sup> each)

 RDO Buffers / Drivers
 CMOS APS
 MAP

 courtesy of STAR Collaboration
 2-layer kapton flex cable with Al traces

356 M pixels on ~0.16 m<sup>2</sup> of Silicon

- Full detector Jan 2014
- Physics Runs in 2015-216



Radiation length (1<sup>st</sup> layer):  $x/X_0 = 0.39\%$  (Al conductor cable)



Process: AMS 0.35µm twin-well CMOS (NMOS only in pixel array)



courtesy of PICSEL group (IPHC)





courtesy of PICSEL group (IPHC)

20  $\mu\text{m}$  high-resistivity p-epi layer (~ 800  $\Omega$  cm)

#### Matrix

- pixel size: 20.7  $\mu$ m x 20.7  $\mu$ m
- 928 rows x 960 columns ~ 1M pixel
- in-pixel circuit: 2T structure
- Correlated Double Sampling

#### Periphery

- end-of-column discriminators and zero suppression
- ping-pong memory for frame readout (1500 word)
- 2 LVDS output @160 MHz
- 185.6  $\mu$ s integration time
- ~160 mW/cm<sup>2</sup> power dissipation

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

## First use of CMOS APS in HEP - STAR Pixel Detector

# CERN

#### Detection efficiency and fake hit rate



#### Spatial Resolution



Single point resolution  $\approx 3.7 \mu m$ 

## New ALICE ITS: closer to IP, thinner, higher position resolution





Closer to IP:	39mm <b>&gt;</b> 22mm
Thinner:	~1.14% 🌩 ~ 0.3% (for inner layers)
Smaller pixels:	50μm x 425μm 🌩 27μm x 29μm
Increase granularity:	20 chan/cm <sup>3</sup> ➡ 2k pixel/cm <sup>3</sup>
Faster readout:	x 10 <sup>2</sup> Pb-Pb, x 10 <sup>3</sup> pp
10 m <sup>2</sup> active silicon:	12.5 G-pixels, $\sigma \approx 5 \mu m$

ALPIDE (ALICE Pixel Detector) - Developed for the ALICE upgrade (ITS and MFT) will be used for several other HEP detectors and non HEP applications

1.5 ≤ η ≤ 1.5





#### sPHENIX (BNL)



#### proton CT (tracking)



CSES – HEPD2



...

## ALPIDE Sensor





- High-resistivity (>  $1k\Omega$  cm) p-type epitaxial layer (25µm) on p-type substrate
- Small n-well diode (2 μm diameter), ~100 times smaller than pixel => low capacitance (~fF)
- Reverse bias voltage (-6V < V<sub>BB</sub> < 0V) to substrate (contact from the top) to increase depletion zone around NWELL collection diode</p>
- Deep PWELL shields NWELL of PMOS transistors

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020

## ALICE PIxel DEtector (ALPIDE)







signal processing circuitry integrated in pixel matrix

Asynchronous matrix readout

pixels

4

130,000 pixels / cm<sup>2</sup> 27x29x25  $\mu$ m<sup>3</sup> charge collection time <30ns (V<sub>bb</sub> = -3V) Max particle rate: 100 MHz/cm<sup>2</sup> fake-hit rate: <1 Hz/ cm<sup>2</sup> power :  $\approx$ 300 nW /pixel (<40mW/cm<sup>2</sup>)

#### Matrix Layout

#### Pixel Layout





L. Musa (CERN) – XXIX Giornate dI Studio Sui Rivelatori, Cogne, Feb 2020

## ALICE Plxel DEtector (ALPIDE)





100

Threshold (e) 67

500

300

400

200

## ALICE PIxel DEtector (ALPIDE)





## ALICE Plxel DEtector (ALPIDE)





Layer-4



L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020



## ALICE ITS Commissioning – Noise & Thresholds

How to set the pixel threshold for the discrimination of the signal from the noise?

#### Trade-off between:

- Detection efficiency ⇒ Threshold < Charge Q<sub>MIP</sub> (> 225e<sup>-</sup>)

## Extremely quiet detector!



# Fully Depleted MAPS Improve speed and radiation hardness

## Fully depleted MAPS – small electrodes with modified process



A process modification for CMOS Active Pixel Sensors (side activity of ALICE R&D)

A possible solution to achieve full depletion of the sensitive layer combined with a low capacitance electrode is to implement a planar junction separate from the collection electrode



#### Standard Process (+DEEP PWELL)

#### Modified Process with low-dose n-type implant (+DEEP PWELL)

#### The process modification requires a single additional process mask with no changes on the sensor and circuit layout

For details on process modification and experimental results: W. Snoeys et al. NIM, A 871C (2017) pp. 90-96

The ALICE test vehicle chip (investigator) and prototype ALPIDE chips exist with both flavors
## X-ray detection in a sensor with std process



#### <sup>55</sup>Fe: two X-Ray emission modes:

- K- $\alpha$ : 5.9keV (1640 e/h in Si), rel. freq.: 89.5%, attenuation length in Si:  $29\mu$ m
- K-β: 6.5keV (1800 e/h in Si), rel. freq.: 2. 10.5%, attenuation length in Si:  $37\mu m$



For X-ray absorption in sensors fabricated with the std process, three cases can be defined

- Absorption in depleted volume: charge collected by drift, no charge sharing, single pixel cluster 1.
  - These events populate the calibration peak in the signal histogram
  - Charge collection time expected to be <1ns



- Charge collection time expected to be dependent on distance of X-Ray absorption from the depleted volume, and longer than events of case 1.
- Absorption in substrate 3.

2.

Contribution depending on depth of X-Ray absorption, and charge carrier lifetime within substrate .



J. Van Hoorne NSS 2016



Col

#### TJ standard process – charge collection time and seed signal

Tests performed on investigator chip (same pixel as ALPIDE) with analogue readout Pixel size: 28 x 28  $\mu$ m<sup>2</sup>, CE: 2 x 2  $\mu$ m<sup>2</sup> centered in a 8 x 8  $\mu$ m<sup>2</sup> opening, P-well & substrate @ -6V, CE @ 1V



## Fully depleted MAPS – small electrodes with TJ modified process



#### Signal and cluster distribution from a <sup>55</sup>Fe source for standard and modified process

Modified Process 1 = higher dose, Modified Process = lower dose

J. Van Hoorne et al., NSS 2016

Tests performed on investigator chip (same pixel as ALPIDE)

Pixel size: 28 x 28  $\mu$ m<sup>2</sup>, CE: 2 x 2  $\mu$ m<sup>2</sup> centered in a 8 x 8  $\mu$ m<sup>2</sup> opening,



P-well & substrate @ -6V, CE @ 1V

- For a lower dose (MP1) a no sensor capacitance penalty
- For modified process, larger fraction of single pixel clusters (see also fraction of signal within the peak in A)

## TJ modified process – charge collection time

<sup>90</sup>Sr measurements on modified process samples (different setup, different pixel w.r.t. before)

- Non-irradiated ٠
- $1 \times 10^{14}$  1MeV n<sub>eq</sub>/cm<sup>2</sup> (NIEL) and 100krad (TID)
- $1 \times 10^{15}$  1MeV n<sub>eq</sub>/cm<sup>2</sup> (NIEL) and 1Mrad (TID)



Tests performed on investigator chip (different pixel wrt to ALPIDE) Note: chip output buffer limits the rise time to 10ns Pixel size: 50 x 50  $\mu$ m<sup>2</sup>, CE: 3 x 3  $\mu$ m<sup>2</sup> centered in a 18 x 18  $\mu$ m<sup>2</sup> opening, 25  $\mu$ m epi

H. Pernegger et al 2017 JINST 12 P06008

## New developments for ATLAS ITk L4

#### Outermost layer of ITk Pixel Barrel

- 2016 quad modules
- 3m<sup>2</sup>

#### For 4000 fb<sup>-1</sup>

- TID = 80 Mrad
- NIEL =  $1.5 \times 10^{15} n_{eq}/cm^2$

Monolithic CMOS sensors are considered as option for the outermost layer

- Saves bump bonding for 45% of outer barrel system
- Cost reduction and reduce module assembly time

#### Three developments on three technologies

- Large CE: AMS ➡ TSI (ATLASPix)
- Large CE: LFOUNDRY (Monopix)
  - Toko Hirono, Thu
- Small electrode: TJ modified process (MALTA, Monopix)

Enrico Junior Schioppa, Thu

L. Musa (CERN) – XXIX Giornate dl Studio Sui Rivelatori, Cogne, Feb 2020







Magdalena Munker (CERN), Pixel 2018 (Taipei - Dec 2018)

TJ modified process: E field minimum at pixel corners => charges pushed to the minimum before they propagate to CE

Additional p-implant or gap in n-layers: bend the field towards the CR, shorted drift path

## HV CMOS – developments for the Mu3e tracker and ATLAS

- Compatible with standard CMOS technology
- Triple well process on p-type substrate (20- 1000  $\Omega$  cm)
- Prototypes with var CMOS processes (AMS, TSI, LFounfry)





- The collection diode occupies a large part of the pixel
- Electronic circuits inside deep n-well
- HV O(60 120V) contacts at the top side
- MUPIX8 pixel: 80x81 μm<sup>2</sup>



- Circuitry in the collection diode introduces additional sensor capacitance
- Keep pixel circuitry as simple as possible
- Confine digital circuitry at the periphery



MuPix, ATLASPIX

#### MUPIX8 - a full-scale HV-CMOS prototype for the Mu3e tracker

# CERN

#### Time resolution with timewalk correction

Efficiency and fake hit rate



courtesy of I. Peric and A. Schoening

## INFN projects SEED and ARCADIA: two phases of the same development



#### The SEED project successfully demonstrated a fully depleted, up to 300 $\mu$ m thick MAPS sensor

nwell

- LFoundry 110nm CMOS process.
- Sensor nodes are n-type implantation (become insulated only with full substrate depletion)
- The high resistivity, floating zone n-type substrate is depleted by negative voltage at the p+ backside
- Deep pwell implantations allows implementing <u>full CMOS gates</u>



GRN = 0

GRN =

- Double-sided lithography was used for the processing of the backside layers (5 extra masks)
- The backside p+ implantation was done after thinning the substrate, and activated with laser annealing
- To avoid early breakdown, termination structures with floating guard rings have been added at the borders

Different guard-rings on the backside diodes

GRN = 20

GRN = 10

GRN = 30

# Novel Development Ultra-thin and flexible

## ALICE ITS Upgrade in LS2 ("ITS2")





#### already very good performance estimates for ITS2

still, further improvements for the measurements of heavy-flavour hadrons and low-mass di-leptons possible

key questions:  $\Rightarrow$  Can we get even closer?  $\Rightarrow$  Can we get even lighter?







#### Silicon only 1/7th of total material

irregularities due to overlaps+ support/cooling





#### Silicon only 1/7th of total material

irregularities due to overlaps+ support/cooling

➡ Remove water cooling

➡ Possible by reducing power in fiducial volume to < 20mW/cm<sup>2</sup>























#### ALPIDE



#### ⇒ Air cooling possible as of ~20mW/cm<sup>2</sup>

## ⇒ ALPIDE already close: ≤ 40mW/cm<sup>2</sup>



#### ALPIDE



## ⇒ Air cooling possible as of ~20mW/cm<sup>2</sup>

⇒ ALPIDE already close:
 ≤ 40mW/cm<sup>2</sup>

 ⇒ Actually sufficiently low if periphery outside fiducial volume

## CMOS Active Pixel Sensor – wafer-scale integration



Photolithographic process defines wafer reticles size ⇒ Typical field of view O(2 x 2 cm<sup>2</sup>) Reticle is stepped across the wafers to create multiple identical images of the circuit(s)









A stepping process called "stitching" allows building sensors of arbitrary size, the only limit being the size of the wafer.

- Reticle made of blocks
- Printing only individual blocks at each step with a tiny well-defined overlap

These days, stitching is widely applied in the digital imaging industry (e.g. large flat panels for medical and dental X-rays)





## Ultra-thin curved silicon chips



Can we exploit flexible nature of thin silicon ?



Chipworks: 30µm-thick RF-SOI CMOS



#### Ultra-thin chip (<50 um): flexible with good stability

Die type	Front/back side	Ground/polished/plasma	Bumps	Die thickness (µm)	CDS (MPa)	Weibull modulus	MDS (MPa)	$r_{\min}$ (mm)
Blank	Front	Ground	No	15–20	1263	7.42	691	2.46
Blank	Back	Ground	No	15–20	575	5.48	221	7.72
IZM28	Front	Ground	Yes	15–20	1032	9.44	636	2.70
IZM28	Back	Ground	Yes	15–20	494	2.04	52	32.7
Blank	Back	Polished	No	25–35	1044	4.17	334	7.72
IZM28	Back	Polished	Yes	25–35	482	2.98	107	24.3
Blank	Back	Plasma	Yes	18–22	2340	12.6	679	2.50
IZM28	Front	Plasma	Yes	18–22	1207	2.64	833	2.05
IZM28	Back	Plasma	Yes	18–22	2139	3.74	362	4.72

van den Ende DA et al. *Mechanical and electrical properties of ultra-thin chips and flexible electronics assemblies during bending*. Mircoelectron reliab (2014), http://dx.doi.org/10.1016/j.microrel.2014.07.125

#### **Geometrical Parameters of ITS3**



#### **ITS3** Mechanical Layout





## A Next Generation HI Experiment at the LHC ("all-silicon" detector)

CERN

Tracker: ~10 tracking barrel layers (blue, yellow and green) based on CMOS sensors Particle ID:

- TOF with outer silicon layers (orange)
- Shower Pixel Detector (outermost blue layer)







( $\sigma_{\rm t}$  ~ 20ps)

## Concluding Remarks



Large area, low power CMOS pixel sensors are enabling devices for many cutting-edge research field and practical application: HEP trackers, medical imaging, space-borne instruments, FEL imagers, etc...



The use of CMOS and stitching technologies, open new opportunities in HEP

#### ⇒ Vertex detectors, large area tracking detectors and digital calorimeters

• enhanced performance (spatial and time resolution)

large cost saving due to low production costs

• reduction of power consumption and material budget

Migration to smaller technology nodes (180nm ⇒ 65nm, 28nm) ⇒ large power reduction

# **Additional Material**

#### **Detector characteristics – Depletion Voltage Capacitance**



Depletion voltage = minimum voltage at which bulk is fully depleted The operating voltage is usually chosen to be slightly higher (over depletion)

High resistivity material (i.e. low doping) requires low depletion voltage







For a Typical Si p-n junction ( $N_a >> N_d >> n_i$ ) with planar geometry, the detector capacitance is



ρ: resistivity of the bulk
μ: mobility of majority carrier
V: bias voltage
A: detector surface

Measured detector capacitance as function of bias voltage, CMS strip detector M. Krammer, F. Hartmann

## New developments for ATLAS ITk: small electrode TJ modified process

#### Analogue front-end optimized for timing, based on ALPIDE



#### MALTA: Monolithic Pixel Detector from ALICE to ATLAS

- The 512 x 512 pixel 8 sectors
- Front-end is a development from the ALPIDE one
- Design based on low-power analogue front-end and an asynchronous architecture to readout the pixel matrix



<b>S</b> 0	51	S2	<b>S</b> 3	<b>S4</b>	<b>S</b> 5	<b>S6</b>	57		
diode	diode	diode	diode	PMOS	PMOS	PMOS	PMOS		
reset	reset	reset	reset	reset	reset	reset	reset		
2 μm	2 μm	3 μm	3 μm	3 μm	3 μm	2 μm	2 μm		
el. size	el. size	el. size	el. size	el. size	el. size	el. size	el. size		
4 μm	4 μm	3.5 μm	3.5 μm	3.5 μm	3.5 μm	4 μm	4 μm		
spacing	spacing	spacing	spacing	spacing	spacing	spacing	spacing		
med.	max.	max.	med.	med.	max.	max.	med.		
deep	deep	deep	deep	deep	deep	deep	deep		
p-well	p-well	p-well	p-well	p-well	p-well	p-well	p-well		
DACs, digital periphery. LVDS dirvers									