

Fabrication of Graphene sensors for HEP applications

Alessandra Di Gaspare
Leonardo Vicarelli
Alessandro Tredicucci
Giacomo Borghi (FBK)

11/05/2018

Outline

- Detector key concept
- How we realized it
- Design: in collaboration with FBK
- Fabrication of the Si-absorber @FBK
- Graphene transfer and device fabrication @NEST

Detector key concept - 1


- Particle lose energy in semiconductor
- ↓
- e-h pairs generation
- ↓
- Carriers collected by E field
- ↓
- Electrical signal (Ramo theorem)

In practical cases, most relativistic particles (e.g., cosmic-rays, muons) have mean energy loss rates close to the minimum, and are said to be MIPs.

$$\langle N_{eh} \rangle = \frac{E_p}{w}$$


MIP in Si wafer

Silicon: $w = 3.6\text{eV}$
 $\sim 80 e^-/\mu\text{m}$ } **3.8 fC in 300 μm**



Sensor Architecture

To have strong field and suppress leakage current:
reverse biased diode



National Enterprise for nanoScience and nanoTechnology


Detector key concept - 2

G-FET on Si/SiO₂ substrate

- Ionization charges in Si
- ↓
- Induced field on FET channel (2D mat.)
- ↓
- Fermi energy shift
- ↓
- Conductivity modulation

Possible advantages:

- Built-in amplification
- High SNR
- Simple fabrication



- 2D-mat. **not** interacting with radiation
- **Signal**: output current modulation
- Hybrid system: Si bulk + 2D sensor


Built-in preamp: similar to monolithic design, but...**Much simpler** construction!

National Enterprise for nanoScience and nanoTechnology

NEST


How we realized it

- Optimal device design obtained from simulations – INFN, UniPisa
- Use of the well-established fabrication methods to realize the Si-based absorber – FBK (Fondazione Bruno Kessler, Trento)
- Graphene synthesis, manipulation and devices fabrication – NEST, Pisa
- Detector performances – INFN, UniPisa



National Enterprise for nanoScience and nanoTechnology

Fabrication steps



3-metal

1-implant


2-via holes contact

Si-absorber Fabrication@FBK (3-layers of litho)

- SiO₂ depostion (no litho)
- Back gate Implant (no litho)
- 1- p+ implant
- 2- Via holes contact
- 3- Metal (Al) contact
- Wafer dicing

G-FET Fabrication@NEST


- Graphene transfer
- Channel definition (EB litho)
- Cr/Au overlay for contact recovery (if needed)




National Enterprise for nanoScience and nanoTechnology

NEST

Unit cell design



1,6 mm




Sensor active area


National Enterprise for nanoScience and nanoTechnology

Design variations


Symmetric and asymmetric




Different aspect ratio



Punch-through




Array 4x2




FBK wafer 1st run

1st batch: two wafers with different SiO₂ thickness, 300 nm and 100 nm


6-inches wafer (FBK)



8x8 mm die (NEST)




1,6x1,6 mm unit cell



National Enterprise for nanoScience and nanoTechnology

CVD @NEST

Chemical Vapor Deposition (CVD) on transition metal substrates is the most promising, readily accessible, and inexpensive method to obtain high-quality graphene on large area





Growth Parameters (Cu substrate):

1. Pressure (0.05 Torr – atm. P)
2. $\text{H}_2/\text{CH}_4/\text{Ar}$ partial pressures ratio
3. Temperature (950-1050, Cu-Tmelt)
4. Pre-Annealing conditions, surface preparation




Aixtron Black-Magic: Cold-wall reactor enabling very fast graphene synthesis on cm-scale sample




nanoTechnology

Graphene transfer on Si absorber



We used this approach first on poly polycrystalline graphene:

- Optimal CVD not critical, full coverage of the Cu substrate with single layer poly-graphene
- Grain size up to 10 μm ; higher reliability (easiest manipulation, large area compatible)




Removal of the Cu substrate via chemical wet etching


National Enterprise for nanoScience and nanoTechnology

NEST

poly-graphene sensors




Poly-graphene transfer




EB litho + graphene etching

Cr/Au overlay contact recovery



See Daniele's talk for IV results



Raman spectroscopy


FWHM (2D peak) = 32 cm^{-1}

I_{2D}/I_G = 3

Weak evidence of D-peak


National Enterprise for nanoScience and nanoTechnology

Critical issues



Aluminium is not suitable for graphene ohmic contacts because of the thin native oxide

Our solution: after graphene transfer, evaporate an additional Cr/Au overlay on top of graphene/Al






Residual Silicon particles (200 nm) arising from the aluminium etching step during FBK wafer processing.

Next wafer run will be without Aluminium.

National Enterprise for nanoScience and nanoTechnology


single crystal graphene



Different CVD growth condition lead to synthesis of single crystal graphene, with size up to 1mm

Also requires a different transfer method (galvanic detachment, etchant free)

Miseikis et al, 2D mater. 2015



Higher quality graphene,
But presently much lower yield

National Enterprise for nanoScience and nanoTechnology



NEST

Progress status and possible improvements


1 run: successfully fabricated 2 samples with poly-G with several good G-FETs + 1 more sample ready

2 run: in progress @FBK; Cr/Au contacts.

Random position of graphene crystals



Deterministic patterned growth



...a path towards wafer scale integration

V. Miseikis et al 2017 2D Mater.

National Enterprise for nanoScience and nanoTechnology