

Fabrication of Planar Integrated SIS Mixer Circuit with High Uniformity and High Yield

Shohei Ezaki, Wenlei Shan, Yoshinori Uzawa

Advanced Technology Center, National Astronomical Observatory of Japan, Mitaka, Tokyo, Japan

Conventional

Single pixel

prototype IC

SIS Mixer

Overview

We have been developing Superconductor-Insulator-Superconductor (SIS) mixer integrated circuit (IC) for highly compact multi-beam heterodyne receivers. The SIS mixer IC has many planar rf components which have not been introduced in conventional SIS mixers. The area of a SIS mixer IC chip becomes much larger than that of a conventional SIS mixer chip due to the introduction the planar rf components The across-wafer uniformity of

circuit geometries and the SIS junction yield become essential for the IC fabrication with increasing the area of the SIS mixer IC chip. We succeeded to improve yield and uniformity of the single pixel prototype SIS mixer IC by applying machine-aligned via-hole etching together with an insulator layer deposition with plasma-enhanced chemical vapor deposition (PE-CVD).

10 mm

Concept design



ID: 189-234

The principal idea for a highly compact multi-beam receiver is the incorporation of membrane-supported waveguide probes into the ICs for signal and Local Oscillator (LO) coupling. This approach significantly facilitates the LO distribution and therefore enables a large pixel count. Reference: W. Shan, et al., IEEE Trans. Terahertz Sci. Technol. 8 (4), 472 (2018). W. Shan, et al., Proc. SPIE **10708**, 1070814 (2018).



-50

-100

-250

 10^{-2}

of storage time

∽ -200 k

306 nm thick

Trilayer

 10^{-1}

Monolayer

Stress change of SiO_2 as a function

 10^{0}

Storage Time [hours]

 10^{1}

0 0

Plasma-enhanced Chemical Vapor Deposition 50 . 279 nm thick ~

Via-hole Etching A self-aligned lift-off method may cause current 15 µm leakage from sidewall of junctions in this SIS mixer IC, because the junctions on the island patterns cannot be anodized. This via-hole etching process can avoid current leakage around the junctions, even though without the anodization treatment. Equipment for via-hole etching: Island Stepper with excellent alignment accuracy exposure ICP-RIE system for <u>anisotropic etching</u> AIO_x barrier SiO_2 Wafer Nb Machine-aligned Self-aligned lift-off SIS junction

via-hole etching

Advantage of PE-CVD

PE-CVD realizes SiO₂ deposition with superior step coverage, low damage, low stress and at low temperature. Se -150

Trilayer SiO₂ film (Compressive/Tensile/Compressive SiO₂ film) Low stress SiO₂ film is desirable for SIS junction fabrication. On the other hand, low or tensile stress of SiO₂ film changes to more compressive over time. Trilayer (Compressive/Tensile/Compressive) SiO₂ film allows us to control the stress without stress change.

Step	Power	TEOS	O ₂	Pressure	Time	Thickness	Stress
	[W]	[sccm]	[sccm]	[Pa]	[S]	[nm]	[MPa]
1	350	15	680	40	36	94	-230
2	150	15	680	40	55	95	+510
3	350	15	680	40	44	115	-230
Trilayer	-	-	-	—	-	~300	-80



Summary: We have fabricated prototype SIS mixer ICs for the multi-beam heterodyne receiver application by applying PE-CVD for SiO₂ deposition and a via-hole etching for contact-hole definition on top of SIS junctions. The quality factor and the deviation of the critical current density were much improved by introducing the PE-CVD and the via-hole etching. Efforts are being done for even higher uniformity and higher yield. Some of the SIS junction arrays show one of the three junctions in an array is short circuit. We attribute this problem to the electric stress during plasma processes, though more studies are necessary to achieve final conclusion.

Acknowledgment: The authors are grateful to Akihira Miyachi and Matthias Kroug of National Astronomical Observatory of Japan for helpful discussion about the fabrication processes. This work was supported in part by the Japan Society for the Promotion of Science KAKENHI under Grant 18K03708.