

JUNO

(SPMT readout electronics)

NEPTUNE Workshop

INFN / Università Napoli — Napoli (Italia)

Anatael Cabrera

on behalf of the SPMT group

CNRS / IN2P3 @ APC (Paris) — LNCA (Chooz)



Large PMT (LPMT)
(~18,000 20" PMT)



Small PMT (SPMT)
(~25,000 3" PMT)

20 laboratories (9 countries) so far...

Armenia

- Yerevan Physics Institute (Yerevan)

Brasil

- FABC (Sao Paulo)
- PUC (Rio de Janeiro)

Belgium

- UBL (Brussels)

Chile

- PUC (Santiago) **(project/physics coordination)**

China

- IHEP (Beijing) **(project/physics coordination)**
- SYSU (Guangzhou)

France

- APC (Paris) **(project/physics coordination)**
- CENBG (Bordeaux) **(technical coordination)**
- CPPM (Marseille)
- LLR (Paris)
- OMEGA (Paris)
- SUBATECH (Nantes)

Italy

- Padova-INFN (Padova)

Russia

- Moscow State University (Moscow)
- Institute of Nuclear Research & Russian Academy of Science (Moscow)

Taiwan

- National Taiwan University NTU (Taipei)
- National Chiao Tung University NCTU (Hsinchu)
- National United University NUU (Miaoli)

our (international) team...



SPMT system within JUNO...

MAIN
DAQ

SURFACE


25 000 x 3'' PMT

- Under Water Box**
- 128 ch. Photomultipliers
 - High Voltage
 - Decoupling HV/Signal
 - Front-End Readout
 - DAQ

Low Voltage
Clock
Data

≈ 100m

≈ 20m





3" PMT (industrial)

the SPMT ingredients...

MARCO'S TALK: STEREO CALORIMETRY

BEDA'S TALK: PHYSICS SPMTS

CEDRIC'S TALK: SPMT FULL SYSTEM

LI'S TALK: 3" PMTS

WEI'S TALK: 20" PMTS

design criteria:

- simple
- **high reliability**
- **industry-driven**
- installation (JUNO)
- recycle/integration (JUNO)




3" PMT
(industrial)

the SPMT ingredients...

MARCO'S TALK: STEREO CALORIMETRY

BEDA'S TALK: PHYSICS SPMTS



PMT HW
(same LPMT)

CEDRIC'S TALK: SPMT FULL SYSTEM

LI'S TALK: 3" PMTS

WEI'S TALK: 20" PMTS

design criteria:

- simple
- **high reliability**
- **industry-driven**
- installation (JUNO)
- recycle/integration (JUNO)



3" PMT
(industrial)

the SPMT ingredients...

MARCO'S TALK: STEREO CALORIMETRY

BEDA'S TALK: PHYSICS SPMTS




PMT HW
(same LPMT)

CEDRIC'S TALK: SPMT FULL SYSTEM

LI'S TALK: 3" PMTS

WEI'S TALK: 20" PMTS



connectivity
(industrial)

- design criteria:**
- simple
 - **high reliability**
 - **industry-driven**
 - installation (JUNO)
 - recycle/integration (JUNO)



3" PMT
(industrial)

the SPMT ingredients...

MARCO'S TALK: STEREO CALORIMETRY

BEDA'S TALK: PHYSICS SPMTS




PMT HW
(same LPMT)

CEDRIC'S TALK: SPMT FULL SYSTEM

LI'S TALK: 3" PMTS


WEI'S TALK: 20" PMTS



connectivity
(industrial)

- design criteria:**
- simple
 - **high reliability**
 - **industry-driven**
 - installation (JUNO)
 - recycle/integration (JUNO)

underwater housing
(academic)





3" PMT
(industrial)

the SPMT ingredients...

MARCO'S TALK: STEREO CALORIMETRY

BEDA'S TALK: PHYSICS SPMTS




PMT HW
(same LPMT)

CEDRIC'S TALK: SPMT FULL SYSTEM

LI'S TALK: 3" PMTS


WEI'S TALK: 20" PMTS



connectivity
(industrial)

- design criteria:**
- simple
 - **high reliability**
 - **industry-driven**
 - installation (JUNO)
 - recycle/integration (JUNO)

underwater housing
(academic)




electronics
(academic)




System schematics

our construction brick

- 3" PMT
- High Voltage divider
- Potting
- Cable
- Connector
- Under Water Box
- ABC board
- Splitter board




the readout goes (folded) under-water...




JUNO common
 (SPMT ⊕ LPMT readout)


underwater box



SPMT logic readout diagram...

under water






the HV Splitter-card...




High Voltage Splitter v0.0
Engineers: Pablo Walker

SPMT logic readout diagram...

under water


JUNO DAQ
(surface)

card logic (3 channel example)...



packed PMTs based on their HV responses (similar gain)

HV-unit (same as LPMT): **generate HV** from low voltage ($\leq 40V$) **inside UWB**
 (drive 16 3" PMT [current $\leq 10\mu A$ via voltage divider design])



HV-unit going through special conditions in JUNO:

- **high reliability design** (components, pre-burning strategy, etc) [SPMT & LPMT]
- **cold redundancy switching** (2 HV-units per 16 3" PMTs)


intense testing ongoing & units being tested within LPMT+SPMT systems

HV-unit further details (MARATHON)...

The design and prototyping of HVU resulted in the following dimensions and input/output pin layout




Pin Name	Pin Description
IN +24V	Power supply input pin (+24V/100 mA max)
OUT +5V	Auxiliary power supply output pin (+5V/5 mA max)
GND	Power ground pins
HV out	HV output pin (Up to +3000 Vdc/300 mA max)
HV return	HV output ground pin (Analog ground)
LAM	Look At Me signal
A RS-485	RS-485 transceiver Noninverting input/output
B RS-485	RS-485 transceiver inverting input/output




Nº	Parameter	Value
1	Polarity (grounded)	Positive (cathode)
2	Range of HV regulation (V)	1500-3000
3	Step of HV regulation (V)	0.5
4	Ripple (V _{ptp})	0.01
5	Systematic error of HV (%)	3
6	Stability of HV (%)	0.05
7	Temperature coefficient of HV (ppm/degree C)	100
8	Maximum output current (mA)	300
9	Input voltage (V)	24
10	Remote interface	RS485 (half duplex)

At 2000V an Internal Power Consumption of HVU is $\sim 0.3W$, i.e., $\sim 1W$ for the board with 3 HVU.

HV card units mass testing...






4-layers board (ground shielding: reduce analogue noise)

16 SPMT (many channels): HV-splitter battery (64 ch)

HVS system-level specs

- Each UWB will power and read-out 128 sPMT's
- The current design of the HVS system consists of two board designs (A and B), **64 channels** each
 - Options for SAMTEC and ERNI connectors
- On each HVS board, **8 HVU's** will be mounted 4 for bias and 4 for redundancy
 - Each HVU will bias 16 sPMT channels
- The two HVS board, together with the ABC board and the HVU's form a **board stack** that is installed in the UWB


HVS_A v0.0 (Samtec): Layout




sPMT HV Splitter status

7


HVS_A v0.0 (Samtec): 3D Top view




HVS_A v0.0 (Samtec): 3D Bottom view



HV-Splitter card being ready for mounting...






the ABC-card . . .

SPMT logic readout diagram...

under water


JUNO DAQ
(surface)

(most important) JUNO-SPMT specifications...

3" PMT


CatiROC

	goal	critical	comment
physical diameter	$\leq 80\text{mm}$	yes	light level (photon-counting tuning)
SPE width	$\leq 40\%$	yes	SPE discrimination efficiency
dark count (@ 1/4 PE)	$\leq 1.5\text{k/s}$	yes	DAQ/readout rate (dominant)
TTS (sigma)	$\leq 1.5\text{ns}$	yes	position reconstruction
HV nominal ($g=10^6$)	[0.8, 1.3]kV	no	signal size (discrimination for noise)
QE@420nm (average)	$\geq 25\%$	yes	light level (photon-counting tuning)
non-linearity [0,5]PE	$\leq 1\%$	yes	linearity in physics regime (redundancy)
non-linearity [5,100]PE	$\leq 10\%$	no	linearity above main physics
current	$\leq 10\mu\text{A}$	yes	many PMTs on 1 HV channel
time resolution	$\leq 0.5\text{ns}$	yes	negligible wrt PMT
charge resolution	$> 1/10\text{ PE}$	yes	negligible wrt PMT & SPE discrimination
pre-amp gain	≥ 10	ok	compensate (channel-wise) PMT gain
(non supernova) max rate	$\sim 10\text{k/s}$	yes	non-supernova physics rate capability
deadtime	$\leq 10\mu\text{s}$	ok	limits ADC maximal rate
supernova max rate	10M event	yes	supernova physics rate capability



ABC card

1. 8 x CATIROC (128 ch)
2. USB 2.0 compliant
3. 2 ERNI Connectors
4. 2 SAMTEC Connectors
5. 1 Xilinx Kintex 7 FPGA
6. DDR3 Memory ($\leq 2\text{GB}$)
7. Spi Flash Memory
8. FMC Compliant
9. 12V FPGA supply
10. 12V ASICs supply







Ω 's "ROC" (ReadOut Chip) family...







(μ -electronics @ IN2P3/CNRS, France)

Photon-Counting vs Charge-Integration...




Photon-Counting vs Charge-Integration...




CATIROC DIAGRAM...

- ▶ x2 pre-amplifiers (HG if $q \leq 40$ p.e., LG if $q > 40$ p.e.)
- ▶ x2 capacitors for Track & Hold (ping/pong)




for detailed questions...



$\Delta t(\text{ToF}) \leq 200\text{ns}$
(per channel)


designed for Water-Cherenkov...



CatiROC acceptance window $\leq 200\text{ns}$ (per channel) \rightarrow truncate some scintillation light


$\Delta t(\text{ToF}) \leq 200\text{ns}$
(per channel)

designed for Water-Cherenkov...




CatiROC acceptance window $\leq 200\text{ns}$ (per channel) \rightarrow truncate some scintillation light

SPMT works in Photon-Statistics (low light level: 1 PE per trigger)




$\Delta t(\text{ToF}) \leq 200\text{ns}$
(per channel)

designed for Water-Cherenkov...



CatiROC acceptance window $\leq 200\text{ns}$ (per channel) \rightarrow truncate some scintillation light


SPMT works in Photon-Statistics (low light level: 1 PE per trigger)





$WC \approx \text{SPMT-JUNO}$

CHARGE PERFORMANCE...

PHOTO-ELECTRON SPECTRUM WITH CATIROC



ping-pong difference constant (for a given channel)



Wiggle effect fit with a function :

$$N_{meas} = N_{fit} \cdot A \cdot \sin(fx + \Phi)$$


A = amplitude

f = frequency

Φ = phase

IMPACT OF THE WIGGLES ON THE P.E. MEASUREMENT


ToyMC to study the impact of the wiggle effect on the resolution and mean P.E. position for different width of the s.p.e distribution ($\sim 30\text{-}40\%$ for PMTs, smaller for SiPMT), and for different Φ



Negligible effect on the reconstructed p.e. position.

LINEARITY AND CHARGE RESOLUTION

measurements done on two different test-boards, at Omega and Subatech



Range of operation :
1 - 400 p.e. (@ G=10⁶)
(160 fC - 70 pC)

Saturation:
50 p.e. (HG), 500 p.e. (LG)

Calibration for each channel,
T&H mode and HG/LG separately:
HG: ~ 8 fC/ADCu
LG: ~ 70 fC/ADCu
 $Q_{\text{ping}}/Q_{\text{pong}} < 5\%$

Charge resolution:
2 ADCu (HG) ~ 0.1 p.e.
1 ADCu (LG) ~ 1 p.e.

Note: For the SPMT we operate most of the time in HG mode




CONCLUSION

✓ **CATIROC'S CHARGE PERFORMANCE**
(JUNO AND BEYOND → SIPM?)




TIME PERFORMANCE...

TIME RESOLUTION

A) for each channel i , compare readouts k and $k+1$





B) for each readout k , compare i -th channel and ch 0



≤200PS RESOLUTION

TAC RECONSTRUCTION

TAC reconstruction measured several time (in continuous mode or after reset of catiroc) 100 runs are shown as gray lines (they overlap quite well).



The CatiROC behavior is quite well reproducible and may be corrected (not needed for JUNO, could be interesting for SiPMT)

$< 100\text{PS}$ RESOLUTION (PEAK-TO-PEAK) $\implies \approx 25\text{PS}$ RMS


CONCLUSION

✓ **CATIROC'S TIME PERFORMANCE**
(JUNO AND BEYOND → SIPM?)

BEYOND CATIROC'S "DEATH" ...

DUAL DATA STREAM (DDS)


UNIQUE JUNO VIA ABC-CARD




ABC-V0: EXERCISE CATIROC ↔ FPGA ↔ USB2 (SUCCESS)
(STAND-ALONE READOUT → JUNO INTEGRATION END 2018)

CATIROC DEAD TIME

The T&H system working in ping-pong mode reduces the dead time to 9 μs (6 μs for 1 channel only).




ADC READOUT: $\leq 200\text{KHZ}$




preliminary

CATIROC DEAD TIME

The T&H system working in ping-pong mode reduces the dead time to 9 μs (6 μs for 1 channel only).




ADC READOUT: $\leq 200\text{KHZ}$




preliminary

CATIROC DEAD TIME

The T&H system working in ping-pong mode reduces the dead time to 9 μs (6 μs for 1 channel only).




ADC READOUT: $\leq 200\text{KHZ}$



preliminary

LET'S TRY TO GET IT ALL (OR ALMOST)




unbiased measurement

(high rate \oplus deadtime monitor)

DUAL DATA STREAM RATIONALE...


Discriminator output does not suffer dead-time due to the signal digitisation part.

- Information preserved (in photon-counting regime) but worst resolution




DUAL DATA STREAM : FIRST TESTS

The T&H system working in ping-pong mode reduces the dead time to $9 \mu\text{s}$ ($6 \mu\text{s}$ for 1 channel only).
DDS has in principle no dead time : lost events recovered and redundant information for trigger rates $< 110 \text{ kHz}$.



DDS READOUT BEYOND ADC-DEADTIME




LIMITED BY USB (V0 PROTOTYPE)


ABC'S KINTEX7 FPGA(+)-2GB-DDR: UP TO ~10M EVENTS (PRELIMINARY)

DUAL DATA STREAM : FIRST TESTS

The T&H system working in ping-pong mode reduces the dead time to $9 \mu\text{s}$ ($6 \mu\text{s}$ for 1 channel only).
DDS has in principle no dead time : lost events recovered and redundant information for trigger rates $< 110 \text{ kHz}$.



DDS READOUT BEYOND ADC-DEADTIME




LIMITED BY USB (V0 PROTOTYPE)


ABC'S KINTEX7 FPGA(+)-2GB-DDR: UP TO ~10M EVENTS (PRELIMINARY)

DUAL DATA STREAM : FIRST TESTS

The T&H system working in ping-pong mode reduces the dead time to $9 \mu\text{s}$ ($6 \mu\text{s}$ for 1 channel only).
DDS has in principle no dead time : lost events recovered and redundant information for trigger rates $< 110 \text{ kHz}$.




DDS READOUT BEYOND ADC-DEADTIME



LIMITED BY USB (V0 PROTOTYPE)

ABC'S KINTEX7 FPGA(+)-2GB-DDR: UP TO $\sim 10\text{M}$ EVENTS (PRELIMINARY)


DISCRIMINATOR READOUT: DEMONSTRATION?



$\Delta T \approx 20\text{NS}$

FPGA DIGITAL SAMPLING @ $\sim 1\text{GHZ}$


PRELIMINARY: TIME SPREAD
CONSISTENT WITH JITTER





ABC's DDS a must for supernova...

IMPLICATIONS TO SUPERNOVA OBSERVATION



expected...

- **readout DDS**
- **readout ADC-only (ping-pong \oplus no noise)**
- **readout ADC-only (\rightarrow noise deterioration)**

to be demonstrated

(full readout behaviour needed!)

DDS IS A MUST FOR SUPERNOVA!

SUMMARY...

A FAST-PMT / SIPM READOUT

- **DEADTIME-LESS ($\leq 100\text{K/S}$)**

SUPERNOVA: 10M EVENT BURST CAPABILITY


- **TRIGGER-LESS (“PE-STREAMING”)**
 - **LINEAR ($\leq 400\text{PE}$)**
 - **FAST!! ($\sim 50\text{PS}$ TIME RESOLUTION)**
- **WATER-CHERENKOV OR SCINTILLATOR**
(LOW-MULTIPLICITY)

The image is a reproduction of the famous Japanese woodblock print 'The Great Wave off Kanagawa' by Katsushika Hokusai. It depicts a massive, curling blue wave with white foam, crashing over a small boat. In the background, the snow-capped peaks of Mount Fuji are visible under a pale sky. The print is characterized by its vibrant blue ink and fine line work.

ABC meet all specs JUNO...
(under validation)



ensure all works...




$\Phi = 135\text{cm}$ $M \leq 1.4\text{tons}$

JINO (prototype) goals...

- **full system integration**
- **electronics/DAQ validation**
 - ABC card performance
 - multi-card synchronisation
- **supernova** high rate test/optimisation
- **stereo-calorimetry** data validation
- **pre-installation full system**

128 SPMT
+
1 LPMT



SPMT readout...

- ✓ **fast timing PMT** (resolution) & digitation [**reactor-v**]
 - ✓ **trigger-less** (PMT dark-noise) [**new physics?**]
 - ✓ **deadtime-less** (DDS) [**support supernova**]
 - ✓ **full detector readout** [**water-Cherenkov ideal**]
- SiPM seem to be supported** too (to be validated)

but **JUNO less light** ($\leq 3\%$)!! [for **stereo-calorimetry**]

grazie...

thank you...

谢谢...