

Accelerating Machine Learning inference using FPGAs: a crush course

Dr. Marco Lorusso $1,2$

 1 University of Bologna - Department of Physics and Astronomy

²National Institute for Nuclear Physics - Bologna Division

4th November 2022

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-22-0) 1/22 and 1/22 and 1/22 and 1/22 and 1/22 and 1/22

4 D F

Implementing a Neural Network on an FPGA

- ▶ NN Translation into HIS $(C++)$ using *hls4ml* (see next slide);
- \blacktriangleright Firmware design (1/0 interfaces);
- ▶ Synthesis and implementation of the design;
- ▶ Production of the **bitstream** and programming of the FPGA;
- \blacktriangleright Running of the inference using an application on the **host** machine.

4 D F

EXTERMENTED MAG

From Python to HLS Code

```
1 import tensorflow as tf<br>2 from qkeras.qlayers imp
             from qkeras.qlayers import QDense, QActivation
  \begin{array}{c} 3 \\ 4 \end{array}4 netinputs = tf.keras.layers.Input(shape=(4, ),dtype=X_train.dtype,name="input_1")<br>5 x = OActivation(activation=quantized relu(16.6.relu upper bound=6.0).
  5 \times = \text{QAction}(\text{activation}=\text{quantized\_relu}(16,6,\text{relu\_upper\_bound}=6.0),<br>
6 \times \text{name='arelut'})(\text{inputs})6 name='qrelu1') (inputs)<br>
7 x = \text{QDense}(16, kernel_quantizer=quanti)7 x = \text{QDense}(16, \text{kernel\_quantizer} = \text{quantized\_bits}(16,5,\text{alpha}=1),<br>
\text{bias\_quantizer} = \text{random\_normal'.name} = \text{lognes}<br>
9 \text{kernel\_initializer} = \text{random\_normal'.name} = \text{degense}bias quantizer=quantized bits(16,5,alpha=1),
9 kernel_initializer='random_normal',name='qdense_1')(x)<br>10 x = 0Activation(activation=quantized relu(16.6), name='qrelu2')(x)
10 x = \text{QAction}(\text{activation}=\text{quantized\_relu}(16,6), name='qrelu2')(x)<br>11 \#... \# List of lavers and activation functions
11 \#... \# List of layers and activation functions<br>12 output = tf.keras.layers.Activation('softmax'
12 output = tf.keras.layers.Activation('softmax', name='soft1')(x)<br>13 model = tf.keras.Model(inputs=petinputs.outputs=petoutput.name=
13 model = tf.keras.Model(inputs=netinputs,outputs=netoutput,name="model")<br>14 model.compile(optimizer='adam', loss='sparse_categorical_crossentropy')
14 model.compile(optimizer='adam', loss='sparse_categorical_crossentropy')<br>15 history = model.fit(X train. Y train, epochs=num epochs, validation dat
             15 history = model.fit(X_train, Y_train, epochs=num_epochs, validation_data=(X_test, Y_test))
```


```
1 import hls4ml
2
3 config = hls4ml.utils.config_from_keras_model(model, granularity='model')
4 hls_model = hls4ml.converters.convert_from_keras_model(model,
5 hls_config=config, part='<id of FPGA model>')
6 hls_model.compile()
7 hls_model.build(csim=False,synth=False)
                                                         K □ ▶ K ○ ★ □ ▶ K □ ▶ K □ ▶ ○ □ ▶ ○ ○ ○
```


Producing the Bitstream with Vitis

The build function creates the HLS code to import in the Vitis Software Platform developed by Xilinx.

- \blacktriangleright An application project with the target platform is created;
- \blacktriangleright The HLS code from *hls4ml* is imported as source for the kernel of the application;
- ▶ A *Hardware function* is associated to the main $C++$ function in the code;
- \blacktriangleright The **host application** is usually written in OpenCL;
- \blacktriangleright The whole application is build for **hardware** deployment \rightarrow Bitstream.

4 0 8

K ロト K 御 K K 君 K K 君 K 【君 B Y 9 Q Q 】 Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

K ロト K 御 K K 君 K K 君 K 【君 B Y 9 Q Q 】

Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

New Application Project

This wizard will guide you through the 4 steps of creating new application projects.

1. Choose a platform or create a platform project from Vivado exported XSA

2. Put application project in a system project, associate it with a processor

3. Prepare the application runtime - domain

4. Choose a template for application to quick start development

\circledR < Back $Next$ Cancel Finish 4 ロ } 4 \overline{m} } 4 \overline{m} } 4 \overline{m} }

Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-0-0) 6/22 and the course 6/22 and the course 6/22

 $E|E \cap Q \cap Q$

 $\overline{1}$

K ロト K 御 K K 君 K K 君 K 【君 B Y 9 Q Q 】 Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-0-0) 7/22

K ロト K 御 K K 君 K K 君 K 【君 B Y 9 Q Q 】

K ロト K 御 K K 君 K K 君 K 【君 B Y 9 Q Q 】

v die tutorial_system [xilinx_aws-vu9p-f1_shell-v04261818_201920_2]

$\overline{\bullet}$ tutorial kernels

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-0-0) 100 and 10

void myproject(input t input 1[N INPUT 1 1], result t laver8 out(N LAYER 6). $\overline{1}$ //hls-fpga-machine-learning insert IO //#pragma HLS ARRAY RESHAPE variable=input 1 complete dim=0 //#pragma HLS ARRAY PARTITION variable=layer8 out complete dim=0 //#pragma HLS INTERFACE ap vld port=input 1, layer8 out #pragma HLS PIPELINE

unsigned short const size in $1 = N$ INPUT 1 1; unsigned short const size out $1 = N$ LAYER 6;

K ロ ▶ K 個 ▶ K ヨ ▶ K ヨ ▶ [로] 게 이익어

Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-0-0) 11/22 and 11/22 and 11/22 and 11/22

K ロ ▶ K @ ▶ K ョ ▶ K ョ ▶ - ヨ ㅋ 9 ٩.٥

Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

Active build configuration: Hardware S.

K ロ ▶ K 母 ▶ K ヨ ▶ K ヨ ▶ [로] ≥ 19 Q @

Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-0-0) 13 and 13 and 13/22 and 13/22

The testing ground: AWS F1 Instances

Cloud computing is used to test the capabilities of these tools in preparation for deployment of FPGA accelerator cards in a local server.

- ▶ Part of the AWS Cloud Computing catalogue;
- ▶ EC2 F1 instances use FPGAs to enable delivery of custom hardware accelerations;
- ▶ Packaged with **tools** to develop, simulate, debug, and compile a design.

Deploying on F1

- ▶ Follow the *Application Acceleration development flow*, offered by Vitis™, targeting data center acceleration cards;
- ▶ Upload the bitstream to a S3 bucket and request the creation of an Amazon FPGA Image (AFI) accessible from all F1 instances;
- ▶ Write a Pyhton script using PYNQ APIs.

A "more traditional" approach is to use OpenCL to write the host application: both ways follow the same list of basic instructions.

Amazon FPGA Image

- \triangleright The *aws-fpga* repository contains all the tools needed for deploying (and developing) on a F1 instance;
- \triangleright The awsxclbin (AFI) can be created by running the create_vitis_afi.sh script which is included in the Vitis/tools/ directory;
- \blacktriangleright Before running the command, make sure that aws-fpga/vitis_setup.sh has been sourced;
- ▶ Remember to configure the AWS CLI and set up the bucket region, e.g. aws configure set region us-east-1;
- \blacktriangleright Create an AFI by running:
- 1 aws-fpga/Vitis/tools/create_vitis_afi.sh -xclbin=<filename>.xclbin
	- \rightarrow $-s3_bucket \leq \texttt{bucket}$ -name $\texttt{~}-$ s $3_dep_key \leq \texttt{dep-folder-name}$
	- \leftrightarrow -s3_logs_key=<logs-folder-name>

4 D F

The PYNQ project

- ▶ PYNQ is an open-source project from X ilin $x(\overline{R})$;
- ▶ It provides a Jupyter-based framework with Python APIs for using Xilinx platforms;
- \blacktriangleright The Python language opens up the benefits of programmable logic (PL) to people without in-depth knowledge of low-level programming languages. <https://pynq.readthedocs.io>

4 0 F

- ④ → → ミ → → ミ →

通信 めなべ

An introduction to PYNQ

- \blacktriangleright The overlay class is the core of the library;
- ▶ An overlay object is built providing the **FPGA design** to run on the PL;
- ▶ FPGA is **programmed** and relevant **interface** is available through PYNQ API function calls;
- \blacktriangleright It is possible to accelerate a software application, or to customize the hardware platform for a particular application.
- 1 from pynq import Overlay
- $\overline{2}$
- 3 overlay = Overlay ("designbitstream.xclbin") # or .awsxclbin
- ⁴ result = overlay.<function described in FPGA design>

母→ ∢目→ ∢目→ 目目 の≪

OpenCL vs PYNQ

The first thing to do in both cases, is to **program the device and** initialize the software context.

```
1 auto devices = xcl::get_xil_devices();<br>2 auto fileBuf = xcl::read binary file(b)
2 auto fileBuf = xcl::read_binary_file(binaryFile);<br>3 cl:Program::Binaries.bins{{fileBuf data()
      3 cl::Program::Binaries bins{{fileBuf.data(),
     \leftrightarrow fileBuf.size()}};
4 OCL_CHECK(err, context = cl::Context({device}, NULL,
     ,→ NULL, NULL, &err));
5 OCL_CHECK(err, q = cl::CommandQueue(context, {device},
     ,→ CL_QUEUE_PROFILING_ENABLE, &err));
6 OCL_CHECK(err, cl::Program program(context, {device},
     \leftrightarrow bins, NULL, ker);
7 OCL_CHECK(err, krnl_vector_add = cl::Kernel(program,
     \hookrightarrow "vadd", kerr));
8
                                                                        import pynq
                                                                        \alpha v =\rightarrow pyng.Overlay("model_binary.awsxclbin")
                                                                        nn = ov.mvproject
```
In OpenCL host and FPGA **buffers** need to be handled separately and linked after creation; with PYNQ, the user is only presented with a single interface for both:

```
1 std::vector<int, aligned allocator<int>>
    \leftrightarrow source in1(DATA SIZE):
                                                          1 inp = pynq.allocate(27, 'u2')2 OCL_CHECK(err, 1::Buffer buffer_in1(context,<br>3 CL_MEM_USE_HOST_PTR | CL_MEM_BEAD_ONLY
         CL_MEM_USE_HOST_PTR | CL_MEM_READ_ONLY,
                                                          2 out = pynq.allocate(1, 'u2')\hookrightarrow vector size bytes.
4 source in1.data(), &err))
                                                                                     кох кӨРХ к∃ Х к∃ Х ∃НЬ КОСО
```


OpenCL vs PYNQ (cont'd)

To initiate data transfers the direction as a function parameter must be specified in OpenCL, while in PYNQ the same is done with a specific function:

```
OCI. CHECK(err, err =
```

```
\leftrightarrow q.enqueueMigrateMemObjects({buffer_input}, 0 /*01 inp.sync_to_device()
\leftrightarrow means from host*/, NULL, & eventinp));
```
To run the kernel in OpenCL each kernel argument need to be set explicitly using the setArgs() function, before starting the execution with enqueueTask(); in $PYNQ$, the .call() function does everything in a single line.

```
1 OCL_CHECK(err, err = myproject.setArg(0, buffer_input));
2 OCL_CHECK(err, err = myproject.setArg(1, buffer_output));<br>3 \angle//[...]
      //[...]4 OCL_CHECK(err, err =
     ,→ q.enqueueTask(myproject,NULL,&eventker));
5 // wait for all kernels to finish their operations<br>6 not CHECK(ern ern = a finish())
     0CL. CHECK(err, err = q.finish());
                                                                1 nn.call(inp,out)
```
Finally, the **output is retrieved** in both cases similarly to the input transfer:

```
1 OCL_CHECK(err, err =
    ,→ q.enqueueMigrateMemObjects({buffer_output},
2 CL_MIGRATE_MEM_OBJECT_HOST));
                                                 1 out.synq_from_device()
```


Timing Comparison

A difference in computation times can be seen between the same algorithm deployed with PYNQ and OpenCL:

nference 14248

89.19 7.349

14248

87.19

 5.341

Entries Mean

Std Dev Entries

Mean

Std Dev

Thank you!

K ロ ▶ K 個 ▶ K ヨ ▶ K ヨ ▶ (로) = 1 9 9 0 0 Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-0-0) 22/22

Backup

K ロ ▶ K 個 ▶ K ヨ ▶ K ヨ ▶ (로) = 1 9 9 0 0 Dr. Marco Lorusso Alma Mater Studiorum - University of Bologna

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-0-0) 23/22

Neural Network for regression

A Fully

Connected MLP was built using QKeras with:

- ▶ Input layer: 27 features;
- 6

hidden layers: 35, 20, 25, 40, 20, 15 nodes;

- \blacktriangleright Output layer: returns the p_T value.
- **Activation function: Rectified Linear Unit;**
- Weight pruned.

The model was **tested using a consumer** CPU before the hardware implementation.

p_ resolution comparison

Figure: Transverse momentum resolution histograms computed for the machine learning model (blue) and Level-1 trigger (red) based momentum assignment.

イロト イ母 トイヨ トイヨト

 $E|E$ Ω

Optimization techniques

To produce an **optimized** NN for implementation on an FPGA:

▶ Quantization:

the parameters were converted from double precision floating-points to fixed points to exploit the efficiency of DSPs;

▶ Pruning: connections

between nodes with low influence were cut to minimize the number of paramaters and operations during inference and reduce the resources needed for implementation.

After pruning

 $4 - 1$

 QQ

Dataset to train and test the NN

The entire dataset contains about 300000 simulated muons with a range in p_T from 3 to 200 GeV/c. A set of information is included in order to **predict** the muon p_T :

- ▶ Trigger segments' position (wheel, sector, ϕ) for each station crossed by the particle;
- \blacktriangleright Their direction in CMS global coordinates (ϕ_b) .
- \blacktriangleright Trigger primitives' quality (i.e. number of hits used to build a segment).

4 D F

通信 めなべ

9 K B 9

Quantization

In order to produce an **optimized NN** for **implementation** on an FPGA, the models were quantized:

ap $fixed<14, 4>$

- \triangleright Quantization is the conversion from high-precision floating-points to normalized low-precision integers (fixed-point) parameters;
- ▶ *QKeras* is a Python package developed as a collaboration between Google and HEP researchers to build NN with quantized parameters;
- ▶ It has an easy-to-use API: there are **drop-in replacements** for the most common layers used with Keras (e.g. Dense \rightarrow QDense).

```
_{1} QDense(64, kernel_quantizer = quantized_bits(6,0),
           bias quantizer = quantized bits (6,0)(x))
\overline{2}\vert s\vert QActivation ('quantized relu(6,0)')(x)
```
通信 めなべ

Slimming techniques - Weight Pruning

When building a NN model,

the final hardware platform where the inference computation will be run, has to be considered.

- \blacktriangleright *Weight Pruning* is the elimination of unnecessary values in the weight tensor;
- ▶ Connections

between nodes with low influence are "cut" during the synthesis of the HLS design;

 \blacktriangleright This is aimed at minimizing the number of parameters and operations involved in the inference computation.

After pruning

化重新化重新

4 D F

通信 めなべ

Regressor total timings Distribution

イロト イ押ト イヨト イヨト

[Accelerating Machine Learning inference using FPGAs: a crush course](#page-0-0) 30/22

重目 のへぐ