

## Accelerating Machine Learning inference using FPGAs: a crush course

Dr. Marco Lorusso 1,2

<sup>1</sup>University of Bologna - Department of Physics and Astronomy

<sup>2</sup>National Institute for Nuclear Physics - Bologna Division

### 4<sup>th</sup> November 2022


Dr. Marco Lorusso

Accelerating Machine Learning inference using FPGAs: a crush course



## Implementing a Neural Network on an FPGA

- NN Translation into HLS (C++) using hls4ml (see next slide);
- Firmware design (I/O interfaces);
- Synthesis and implementation of the design;
- Production of the bitstream and programming of the FPGA;
- Running of the inference using an application on the host machine.



A E F A E F

ELE SOC



### From Python to HLS Code

1	import tensorflow as tf
2	from gkeras.glayers import QDense, QActivation
3	
4	<pre>netinputs = tf.keras.layers.Input(shape=(4,),dtype=X_train.dtype,name="input_1")</pre>
<b>5</b>	x = QActivation(activation=quantized_relu(16,6,relu_upper_bound=6.0),
6	name='grelu1')(inputs)
7	<pre>x = QDense(16, kernel_quantizer=quantized_bits(16,5,alpha=1),</pre>
8	<pre>bias_quantizer=quantized_bits(16,5,alpha=1),</pre>
9	kernel_initializer='random_normal',name='qdense_1')(x)
10	x = QActivation(activation=quantized_relu(16,6), name='grelu2')(x)
11	## List of layers and activation functions
12	output = tf.keras.layers.Activation('softmax', name='soft1')(x)
13	<pre>model = tf.keras.Model(inputs=netinputs,outputs=netoutput,name="model")</pre>
14	<pre>model.compile(optimizer='adam', loss='sparse_categorical_crossentropy')</pre>
15	history = model.fit(X train, Y train, epochs=num epochs, validation data=(X test, Y test))



#### Dr. Marco Lorusso




Dr. Marco Lorusso

# Producing the Bitstream with Vitis

The *build* function creates the HLS code to import in the Vitis Software Platform developed by Xilinx.

- An application project with the target platform is created;
- The HLS code from *hls4ml* is imported as source for the *kernel* of the application;
- A Hardware function is associated to the main C++ function in the code;
- The host application is usually written in OpenCL;
- ► The whole application is build for hardware deployment → Bitstream.





	Vitis IDE Launcher			8
	ectory as workspace			
Vitis IDE uses	the workspace directory to store its preferences and d	evelopm	ent artifa	icts.
<u>W</u> orkspace:	/home/marco/vitiswork2021	•	Browse	
🗌 Use this a	s the default and do not ask again			
• Restore oth	ner Workspace			
Recent Work	kspaces			
		Cance		Launch

<ロト < 部ト < 国ト < 国ト = 国 の へへ Alma Mater Studiorum - University of Bologna



			vitiswork2021 - Vitis IDE		_ # 😣
	Edit Search Xilinx Project Window Help				
0	T Welcome 22				- 0
٥	VIITIS.				
		VITIS IDE			
		PROJECT	PLATFORM	RESOURCES	
		Create Application Project	Add Custom Platform	Vitis Documentation	
		Create Platform Project		Xilinx Developer	
		Create Library Project			
		Import Project			

#### Alma Mater Studiorum - University of Bologna

Dr. Marco Lorusso

Accelerating Machine Learning inference using FPGAs: a crush course



#### **New Application Project**

#### Create a New Application Project


This wizard will guide you through the 4 steps of creating new application projects.

1. Choose a platform or create a platform project from Vivado exported XSA

2. Put application project in a system project, associate it with a processor

3. Prepare the application runtime - domain

4. Choose a template for application to quick start development



#### Dr. Marco Lorusso

#### Accelerating Machine Learning inference using FPGAs: a crush course

Alma Mater Studiorum - University of Bologna

....

ELE OQA



		New Applica	tion Project				0 😣
Platform							
Choose a platform for your project. You co (XSA)' tab.	an also cre	ate an application f	rom XSA through	the 'C	reate a new platform	from hardware	
Select a platform from repository	🗄 Create	a new platform fro	om hardware (X	5A)			
Find:					<b>+</b> A	.dd 🏠 Manage	
Name	Board	Flow	Vendor	Path	1		
≦xilinx_evs-vu9p-f1_shell=v042616	u50	DataCenter Accel DataCenter Accel DataCenter Accel	xilinx xilinx xilinx	/opt,	ie/marco/aws-fpga/V/ kilinx/platforms/xilin /xilinx/platforms/xilin	1x_u50_gen3x16_x	dma_20
Platform Info							
General Info	Acc	celeration Resource	s		Domain Details		
Name: xilinx aws-vu9p-f1 shel	l-v04 C	lock Frequencies			Domains		
Part: xcvu9p-flqb2104-2-i		Clock CPU	Frequency (MH	z)	Domain name	Details	
Family: virtexuplus		PL 0	250.000	000	x86_0	CPU: x86_0 OS: Linux OS	
Description:		PL 1	500.000			US: LINUX US	
		PL 2	250.000				
{No description given}		PL 3	125.000	000			
FPGA part: xcvu9p-flgb210	04-2-						
i Number of DDDr: four							
0			< Back		Next > Ca	ancel	nish



	New Application Project	0 😣
Application Project Details ③ Invalid application project name. Projec	rt name must be specified	•••
Application project name:		
System Project		
Create a new system project for the a	pplication or select an existing one from the workpsace 🛛 🚺	
Select a system project	System project details	
awsiris_system	System project name:	
awsirislite_system	Target processor	
awsnn_system		
+ Create new	Select target processor for the Application project.	
	Processor Associated applications	
	x86 SMP	
	Show all processors in the hardware specification 🗌 🛛 🚺	
(?)	<back next=""> Cancel</back>	Finish
U Contraction of the second se	Concer	r misti

#### Dr. Marco Lorusso



٨	New Applicati	on Project			0 😣
Templates Select a template to create your project.					•••
Available Templates:					
Find:		Empty Application			
		Creates a new Emp	ty application		
Empty Application Empty Application (XRT Native API's)					
Vector Addition					
Show only certified examples					
Vitis IDE Examples Vitis IDE Libraries					
?		< Back	Next >	Cancel	Finish


### ▲□▶▲圖▶▲圖▶▲圖▶ ▲国▼ ろくの



#### tutorial\_system [ xilinx\_aws-vu9p-f1\_shell-v04261818\_201920\_2 ]

#### 🛨 😂 tutorial\_kernels


📾 src		
🔀 tutorial_kernels.prj	New	•
🕨 😂 tutorial_system_hw_link [	🗎 <u>С</u> ору	Ctrl+C
🛨 🔚 tutorial [ x86 ]	Paste	Ctrl+V
Includes	🔀 <u>D</u> elete	
💕 src	🐑 Refresh	F5
🛠 tutorial.prj	🚵 Import Sources	
🛎 tutorial_system.sprj	Source	•
u250nnlite_system [ xilinx_u2	Move	
▶ mage with a state of the system [ xilinx_u5]	Rename	F2
Assistant 🛛 🕞	_	•
• · · · · · · · · · · · · · · · · · · ·	T <u>e</u> am	
👻 🔚 tutorial_system_hw_link [i	Properties	Alt+Enter
A second		





void approject(
 input input l[N INPUT 1 1],
 result t layer8\_out[N\_LAVER\_6],
 //hls-fpga-machine-learning insert 10
 //#pragma NES APRAY RESHAPE variable=input 1 complete dim=0
 //#pragma NES APRAY PATTION variable=layer8 out complete dim=0
 //#pragma NES INTERFACE ap\_vid port=input\_l,layer8\_out
 #pragma NES IPPELINE

unsigned short const\_size\_in\_1 = N\_INPUT\_1\_1; unsigned short const size out 1 = N\_LAYER 6;



#### ・ロト・西ト・山田・山田・山下

Dr. Marco Lorusso

Alma Mater Studiorum - University of Bologna

Accelerating Machine Learning inference using FPGAs: a crush course




Add Hardware Functions	• 😣
Select an item to open (? = any character, * = any string):	8
▼ More Options	
Show Accelerated Functions	
Matching items:	
<ul> <li>myproject(ap_ufixed<int16,int6,enum ap_o_mode3,int0="" ap_q_mode5,enum="">*, ap_fixed<int16,int6,enum< li=""> <li>myproject_axi(ap_fixed<int16,int6,enum ap_o_mode3,int0="" ap_q_mode5,enum="">*, ap_fixed<int16,int6,enu< li=""> </int16,int6,enu<></int16,int6,enum></li></int16,int6,enum<></int16,int6,enum></li></ul>	
	un up_t
myproject(ap_ufixed <int16,int6,enum ap_q_mode5,enummode3,int0=""> *) - tutorial_kernels/src/myproject</int16,int6,enum>	t.cpp
Cancel	K

#### ・ロト・日本・山田・山田・シック・



Active build configuration: Hardware 🔹 🛞



#### 

Dr. Marco Lorusso

Accelerating Machine Learning inference using FPGAs: a crush course



### The testing ground: AWS F1 Instances

Cloud computing is used to test the capabilities of these tools in preparation for deployment of FPGA accelerator cards in a local server.

- Part of the AWS Cloud Computing catalogue;
- EC2 F1 instances use FPGAs to enable delivery of custom hardware accelerations;
- Packaged with tools to develop, simulate, debug, and compile a design.






## Deploying on $\mathsf{F1}$

- ► Follow the *Application Acceleration development flow*, offered by Vitis<sup>TM</sup>, targeting data center acceleration cards;
- Upload the bitstream to a S3 bucket and request the creation of an Amazon FPGA Image (AFI) accessible from all F1 instances;
- Write a Pyhton script using PYNQ APIs.

A "more traditional" approach is to use **OpenCL** to write the host application: both ways follow the **same** list of **basic instructions**.





### Amazon FPGA Image

- The aws-fpga repository contains all the tools needed for deploying (and developing) on a F1 instance;
- The awsxclbin (AFI) can be created by running the create\_vitis\_afi.sh script which is included in the Vitis/tools/ directory;
- Before running the command, make sure that aws-fpga/vitis\_setup.sh has been sourced;
- Remember to configure the AWS CLI and set up the bucket region, e.g. aws configure set region us-east-1;
- Create an AFI by running:


```
1 aws-fpga/Vitis/tools/create_vitis_afi.sh -xclbin=<filename>.xclbin
```

- $\hookrightarrow \ \ \texttt{-s3\_bucket} = \texttt{-s3\_dcp\_key} = \texttt{-dcp-folder-name} > \texttt{-s3\_dcp\_key} = \texttt{-s3\_dcp\_k$
- $\hookrightarrow$  -s3\_logs\_key=<logs-folder-name>



# The PYNQ project

- PYNQ is an open-source project from Xilinx®;
- It provides a Jupyter-based framework with Python APIs for using Xilinx platforms;
- The Python language opens up the benefits of programmable logic (PL) to people without in-depth knowledge of low-level programming languages.



https://pynq.readthedocs.io

・ 同 ト ・ ヨ ト ・ ヨ ト

5 1 S Q Q



# An introduction to PYNQ

- The overlay class is the core of the library;
- An overlay object is built providing the FPGA design to run on the PL;
- FPGA is programmed and relevant interface is available through PYNQ API function calls;
- It is possible to accelerate a software application, or to customize the hardware platform for a particular application.
- 1 from pynq import Overlay
- $^{2}$
- 3 overlay = Overlay("designbitstream.xclbin") # or .awsxclbin
- 4 result = overlay.<function described in FPGA design>

> < = > < = > = = = < < <



### OpenCL vs PYNQ

The first thing to do in both cases, is to **program the device and initialize** the software context.

```
1
     auto devices = xcl::get xil devices():
2
     auto fileBuf = xcl::read binary file(binaryFile);
     cl::Program::Binaries bins{{fileBuf.data(),
3
    \hookrightarrow fileBuf.size()};
4
     OCL_CHECK(err, context = cl::Context({device}, NULL, 1
                                                                 import pyng
    \hookrightarrow NULL, NULL, &err));
                                                                 ov =
     DCL_CHECK(err, q = cl::CommandQueue(context, {device}.
5
                                                                 → pyng.Overlay("model_binary.awsxclbin")
    \hookrightarrow CL_QUEUE_PROFILING_ENABLE, &err));
                                                                 nn = ov.mvproject
    OCL_CHECK(err, cl::Program program(context, {device}3
6
    \hookrightarrow bins, NULL, &err));
7
    OCL_CHECK(err, krnl_vector_add = cl::Kernel(program,
```

```
In OpenCL host and FPGA buffers need to be handled separately and linked after creation; with PYNQ, the user is only presented with a single interface for both:
```

#### Dr. Marco Lorusso

8

 $\hookrightarrow$  "vadd", &err));

5 1 N Q Q



# OpenCL vs PYNQ (cont'd)

To **initiate data transfers** the direction as a function parameter must be specified in OpenCL, while in PYNQ the same is done with a specific function:

To **run the kernel** in OpenCL each kernel argument need to be set explicitly using the setArgs() function, before starting the execution with enqueueTask(); in PYNQ, the .call() function does everything in a single line.

```
1 OCL_CHECK(err, err = myproject.setArg(0, buffer_input));
2 OCL_CHECK(err, err = myproject.setArg(1, buffer_output));
3 //[...]
4 OCL_CHECK(err, err = 1 nn.call(inp,out)
→ q.enqueueTask(myproject,NULL,&eventker));
5 // wait for all kernels to finish their operations
6 OCL_CHECK(err, err = q.finish());
```


# Finally, the **output is retrieved** in both cases similarly to the input transfer:

```
2 CL_MIGRATE_MEM_OBJECT_HOST));
```



### **Timing Comparison**

A **difference** in **computation times** can be seen between the same algorithm deployed with PYNQ and OpenCL:



Inference 14248

Input inject Entries 89.19 7.349

14248

87.19

5.341

Entries Mean

Std Dev

Mean

Std Dev



# Thank you!

Dr. Marco Lorusso

< □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▷ ○ ○</p>
Alma Mater Studiorum - University of Bologna

Accelerating Machine Learning inference using FPGAs: a crush course



# Backup

Dr. Marco Lorusso

< □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▷ ○ ○</p>
Alma Mater Studiorum - University of Bologna

Accelerating Machine Learning inference using FPGAs: a crush course




# Neural Network for regression

### A Fully


Connected MLP was built using QKeras with:

- Input layer: 27 features;
- 6 hidden layers: 35, 20, 25, 40, 20, 15 nodes;
- **• Output layer**: returns the  $p_T$  value.
- Activation function: Rectified Linear Unit;
- Weight pruned.

The model was **tested using a consumer CPU** before the hardware implementation.







### p\_ resolution comparison

Figure: Transverse momentum resolution histograms computed for the machine learning model (blue) and Level-1 trigger (red) based momentum assignment.

(4 間) トイヨト イヨト

ELE NOR



### Optimization techniques


To produce an **optimized NN** for **implementation** on an FPGA:

### Quantization:

the parameters were converted **from double precision floating-points to fixed points** to exploit the efficiency of DSPs;

### Pruning: connections

between nodes with low influence were **cut** to **minimize** the number of **paramaters** and operations during inference and **reduce the resources** needed for implementation.




After pruning



### Dataset to train and test the NN

The entire **dataset** contains about **300000** simulated muons with a range in  $p_T$  from 3 to 200 GeV/c. A set of information is included in order to predict the muon  $p_T$ :

- Trigger segments' position (wheel, sector, φ) for each station crossed by the particle;
- Their direction in CMS global coordinates (\$\phi\_b\$).
- Trigger primitives' quality (i.e. number of hits used to build a segment).





### Quantization

In order to produce an **optimized NN** for **implementation** on an FPGA, the models were *quantized*:



ap\_fixed<14,4>

- Quantization is the conversion from high-precision floating-points to normalized low-precision integers (*fixed-point*) parameters;
- QKeras is a Python package developed as a collaboration between Google and HEP researchers to build NN with quantized parameters;
- It has an easy-to-use API: there are drop-in replacements for the most common layers used with Keras (e.g. Dense → QDense).

```
 \begin{array}{c} 1 \\ 1 \\ 2 \\ 2 \\ 3 \end{array} \left( \begin{array}{c} \text{QDense} \left( 64 \,, \, \text{kernel}_{quantizer} \,=\, \text{quantized}_{bits} \left( 6 \,, 0 \right) \,, \\ 1 \\ 3 \\ 3 \end{array} \right) \\ \text{Data Qativation} \left( \begin{array}{c} \text{quantizer}_{quantized}_{relu} \left( 6 \,, 0 \right) \, \left( \mathbf{x} \right) \right) \\ 1 \\ 3 \end{array} \right)
```

28/22

K A TE K A TE K



#### Slimming techniques - Weight Druning


When building a NN model,

the final hardware platform where the inference computation will be run, has to be considered.

- Weight Pruning is the elimination of unnecessary values in the weight tensor;
- Connections


between nodes with low influence are "cut" during the synthesis of the HLS design;

This is aimed at minimizing the number of parameters and operations involved in the inference computation.



After pruning





#### Regressor total timings Distribution

イロト イボト イヨト イヨト

ELE NOR