




**ETH** zürich



# Fast inference on FPGAs at the Large Hadron Collider




Thea Klæboe Årrestad for the hls4ml team  
ETH Zürich



Bologna  
November 2nd 2022







**Data buffered  
on detector for 0(1)  $\mu$ s**

**63 Tb/s to L1**

**L1 trigger:  
0(1)  $\mu$ s  
latency**





Alps

Geneva

Geneva Lake

LHCb


ATLAS

CMS

USC55

UXC55

LHC




### Level-1 hardware trigger

- 12.5  $\mu\text{s}$  to make decision
- Input data bandwidth **63 Tb/s**
- **1000 FPGAs** running thousands of algos

### Detector

- Collisions every 25 ns
- Detector front-end **ASICs**


40 MHz




750 kHz




7.5 kHz



**FPGA inference**






**ASIC inference**



# Nanosecond inference on specialised hardware

**FPGA inference\***


**ASIC inference\***



\*examples in Jennifers talk

## Low latency


- Strictly limited by collisions occurring every 25 ns






## Low latency

- Strictly limited by collisions occurring every 25 ns




## Low resource usage

- Several algos in parallel on single device




### Low latency

- Strictly limited by collisions occurring every 25 ns




### Low resource usage

- Several algos in parallel on single device







### Low power

- On detector: cooled to  $-30^{\circ}\text{C}$
- L1: Cooling, cooling, cooling



Extreme combination of low power, low latency, low resource!

# The level-1 trigger



# Why FPGAs at LHC?

---



# Why FPGAs at LHC?

---



High parallelism ↑ = Low latency ↓

- Can work on different data simultaneously (pipelining)! **High bandwidth**

# Why FPGAs at LHC?

---



High parallelism  $\uparrow$  = Low latency  $\downarrow$

- Can work on different data simultaneously (pipelining)! **High bandwidth**

Power efficient

- FPGAS ~x10 more power efficient than GPUs  
(our L1T FPGA processors pull currents of  $O(200)A$  at  $\sim 1V$ , dissipate **heat** of  $\sim 7W/cm^2$  while processing **5% of total internet traffic!**)

# Why FPGAs at LHC?

---



High parallelism  $\uparrow$  = Low latency  $\downarrow$

- Can work on different data simultaneously (pipelining)! **High bandwidth**

Power efficient

- FPGAS ~x10 more power efficient than GPUs  
(our L1T FPGA processors pull currents of 0(200)A at ~1V, dissipate **heat** of ~7W/cm<sup>2</sup> while processing **5% of total internet traffic!**)

Latency deterministic

- CPU/GPU has processing randomness, FPGAs **repeatable and predictable latency**

# Why FPGAs at LHC?

---



High parallelism  $\uparrow$  = Low latency  $\downarrow$

- Can work on different data simultaneously (pipelining)! **High bandwidth**

Power efficient

- FPGAS ~x10 more power efficient than GPUs  
(our L1T FPGA processors pull currents of 0(200)A at ~1V, dissipate **heat** of ~7W/cm<sup>2</sup> while processing **5% of total internet traffic!**)

Latency deterministic

- CPU/GPU has processing randomness, FPGAs **repeatable and predictable latency**

Latency is fixed by proton collisions occurring at 40 MHz, cannot tolerate slack



# What are FPGAs?

---

## Field Programmable Gate Arrays

- Different resources with programmable interconnects (reprogrammable)
- Originally ASIC prototyping, now also for high performance computing



See Riccardo's talk!


# What are FPGAs?

## Field Programmable Gate Arrays

- Different resources with programmable interconnects (reprogrammable)
- Originally ASIC prototyping, now also for high performance computing



Digital signal processors (DSPs):  
specialised for multiplication



Memory (BRAM)


Logic cells/lookup tables (LUTs):  
perform arbitrary functions

flip-flops (FF):  
registers data in time with clock pulse

See Riccardo's talk!


$$\mathbf{x}_n = g_n(\mathbf{W}_{n,n-1}\mathbf{x}_{n-1} + \mathbf{b}_n)$$

↗ activation function  
↑ multiplication  
↖ addition  
precomputed and stored in BRAMs    DSPs    logic cells




# Programming an FPGA

---



# Programming an FPGA





Efficient L1T firmware design requires expertise

- FPGA deployment in busy devices
- $\ll 1\mu\text{s}$  latency target


Not well served by industry tools!

See Riccardo's talk!


TensorFlow / TF Keras / PyTorch / ONNX





hls4ml




HLS project:  
Xilinx Vitis HLS, Intel Quartus HLS,  
Mentor Catapult HLS



scikit-learn / XGBoost / TMVA





Conifer






```
pip install hls4ml  
pip install conifer
```







0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6
7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8
9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9



Prediction

```
from hls4ml import ...
import tensorflow as tf

# train or load a model
model = ... # e.g. tf.keras.models.load_model(...)

# make a config template
cfg = config_from_keras_model(model,
granularity='name')

# tune the config
cfg['LayerName']['layer2']['ReuseFactor'] = 4

# do the conversion
hmodel = convert_from_keras_model(model, cfg)


# write and compile the HLS
hmodel.compile()

# run bit accurate emulation
y_tf = model.predict(x)
y_hls = hmodel.predict(x)

# do some validation
np.testing.assert_allclose(y_tf, y_hls)

# run HLS synthesis
hmodel.build()
```

pynq-z2 floorplan





Learn how to use hls4ml in tomorrows tutorial by Sioni!

(from Sioni S Summers)



# Compression



$$\mathbf{x}_n = g_n(\mathbf{W}_{n,n-1}\mathbf{x}_{n-1} + \mathbf{b}_n)$$

↗ activation function ↑ multiplication ↖ addition  
precomputed and stored in BRAMs DSPs logic cells

## Network size limited by N multiplications

- E.g, simple dense network, **total multiplications: 4256!**
- A typical FPGA at LHC usually has **4-6000** DSPs
- Can your network fit within the resources?

# Efficient NN design for FPGAs (and other edge compute)

---

Before deploying any DNN on chip (CMS trigger, iPhone), must make it efficient!



During training

- Quantization
- Pruning

Post-training

- Parallelisation (lower latency ↔ more resources)

From 8 GPU server to tiny FPGA!



See Riccardo's talk and learn more in tomorrow's tutorial by Sioni!

# Quantization

## Fixed point post-training quantization


- Floating point 32 arithmetic use **x3-5** more resources, **x2** higher latency than fixed-point → convert to fixed-point

Decimal: 3.25

During training:  $-1^S \cdot 2^E \cdot (1.M)$

01000000010100000000000000000000  
 S Exponent                      Mantissa

On hardware: ap\_fixed (W,I)


<00011.01>  


By definition lossy, precision must be tuned carefully (weights usually don't need large dynamic range. But, worse 'resolution')

Can we do better? Yes!

- Quantization-aware training (QAT)


hls4ml



See Riccardo's talk!




# Quantization-aware training

Lossless quantization for deep neural networks!





[arxiv:2103.13630](https://arxiv.org/abs/2103.13630)


# Nature Machine Intelligence 3 (2021)



Google AI



hls4ml



```

from tensorflow.keras.layers import Input, Activation
from qkeras import quantized_bits
from qkeras import QDense, QActivation
from qkeras import QBatchNormalization

```

```

x = Input((16))
x = QDense(64,
          kernel_quantizer = quantized_bits(6,0,alpha=1),
          bias_quantizer   = quantized_bits(6,0,alpha=1))(x)
x = QBatchNormalization()(x)
x = QActivation('quantized_relu(6,0)')(x)
x = QDense(32,
          kernel_quantizer = quantized_bits(6,0,alpha=1),
          bias_quantizer   = quantized_bits(6,0,alpha=1))(x)
x = QBatchNormalization()(x)
x = QActivation('quantized_relu(6,0)')(x)
x = QDense(32,
          kernel_quantizer = quantized_bits(6,0,alpha=1),
          bias_quantizer   = quantized_bits(6,0,alpha=1))(x)
x = QBatchNormalization()(x)
x = QActivation('quantized_relu(6,0)')(x)
x = QDense(5,
          kernel_quantizer = quantized_bits(6,0,alpha=1),
          bias_quantizer   = quantized_bits(6,0,alpha=1))(x)
x = Activation('softmax')(x)

```

```

from hls4ml import ...
import tensorflow as tf

# train or load a model
model = tf.keras.models.load_model(...)


# make a config
cfg = config_from_keras_model(model,
granularity='name')

# do the conversion
hmodel = convert_from_keras_model(model, cfg)


# write and compile the HLS
hmodel.compile()

# run HLS synthesis
hmodel.build()

```



Forward pass →




\*threshold functions bypassed in backward pass,  
straight-through estimator

← Back propagation

# Quantization-aware training



---







# FPGA performance

Multiplications move to LUTs at bit width <10.





Ideally



Reality

# QTools energy estimate

Some layers **more accommodating** for aggressive quantization, others require expensive arithmetic

- heterogeneous quantization

# QTools energy estimate

Some layers **more accommodating** for aggressive quantization, others require expensive arithmetic

- heterogeneous quantization

For edge inference, need best possible quantization configuration for

- Highest accuracy ↑...
- ... and lowest resource consumption ↓

→ hyper-parameter scan over quantizers which considers energy and accuracy simultaneously

# QTools energy estimate

Some layers **more accommodating** for aggressive quantization, others require expensive arithmetic

- heterogeneous quantization

For edge inference, need best possible quantization configuration for

- Highest accuracy ↑...
- ... and lowest resource consumption ↓

→ hyper-parameter scan over quantizers which considers energy and accuracy simultaneously

**QTools:** Estimate QKeras model bit and energy consumption, assuming 45 nm **Horowitz process**

- Model size in bits
- Energy consumption in Watts

Model	Accuracy [%]	Per-layer energy consumption [pJ]								Total energy [ $\mu$ J]	Total bits
		Dense	ReLU	Dense	ReLU	Dense	ReLU	Dense	Softmax		
<b>BF</b>	74.4	1735	53	3240	27	1630	27	281	11	0.00700	61446
<b>Q6</b>	74.8	794	23	1120	11	562	11	99	11	0.00263	26334

$$\text{Forgiving Factor} = 1 + \Delta_{\text{accuracy}} \times \log_{\text{rate}} \left( S \times \frac{\text{Cost}_{\text{ref}}}{\text{Cost}_{\text{trial}}} \right)$$

Maximize accuracy + minimizing cost in hyper parameter scan over quantizers:


AutoQKeras

# AutoQKeras

---

AutoQ Bayesian optimization at work!

- Simultaneously scan quantizers and N filters/neurons (often less/more filters/neurons needed when quantizing)




# AutoQKeras


---

AutoQ Bayesian optimization at work!

- Simultaneously scan quantizers and N filters/neurons (often less/more filters/neurons needed when quantizing)



# AutoQ model





Example with target:  
 Energy reduction x4  
 Accuracy degradation max 5%

Model	Acc. [%]	Precision				Dense	Softmax	Tot. energy [ $\mu$ J]	Tot. bits	
		Dense	ReLU	Dense	ReLU					
<b>QE</b>	72.3	$\langle 4, 0 \rangle$	$\langle 4, 2 \rangle$	Ternary	$\langle 3, 1 \rangle$	$\langle 2, 1 \rangle$	w: Stoc. Bin. b: $\langle 8, 3 \rangle$	$\langle 16, 6 \rangle$	0.00095	4728



# FPGA performance

Multiplications move to LUTs at bit width <10.




Model	Accuracy [%]	Latency [ns]	Latency [clock cycles]	DSP [%]	LUT [%]	FF [%]
<b>BF</b>	74.4	45	9	56.0 (1826)	5.2 (48321)	0.8 (20132)
<b>Q6</b>	74.8	55	11	1.8 (124)	3.4 (39782)	0.3 (8128)
<b>QE</b>	72.3	55	11	<b>1.0 (66)</b>	<b>0.8 (9149)</b>	0.1 (1781)

# Conifer

Same as hls4ml but for Boosted decision trees (scikit-learn, XGBoost)


If resource/latency constainted, BDT might be the way to go

- Depending on your data, might be as accurate as a DNN
- Usually significantly faster and more resource efficient



%VU9P	Accuracy	Latency	DSP	LUT
QKeras 6b	75.6%	40 ns	22 (~0%)	1%
sklearn + conifer	74.9%	5 ns	-	0.5%

hls 4 ml



Conifer




Join the community:  
fastmachinelearning.org



# Backup


---


We have infinite time and resources to train huge networks



We have infinite time and resources to train huge networks

but very little for inference






Train


Can we have the best of both worlds?

→ Knowledge Distillation





Inference

Cat





Dog







Cat



is cat

is dog

Cat




Predicted labels


is cat = 0.89

is dog = 0.11

Teacher  
(already trained)



Cat



True labels

is cat = 1


is dog = 0


Predicted labels

is cat = 0.89

is dog = 0.11

Teacher  
(already trained)





$$L_{total} = \beta \times L_{Distillation} + \alpha \times L_{student}$$

Student learns subtle learned features from teacher!