

# Fast inference on FPGAs at the Large Hadron Collider

Thea Klæboe Årrestad for the hls4ml team ETH Zurich

# Bologna November 2nd 2022







## CMS

Geneva Lake

Alps

## Up to Pb/s generated

Illustration Philippe Mouche



![](_page_2_Picture_0.jpeg)

![](_page_3_Picture_0.jpeg)

Alps

![](_page_3_Picture_1.jpeg)

![](_page_3_Picture_2.jpeg)

Illustration Philippe Mouche

![](_page_3_Picture_4.jpeg)

![](_page_3_Picture_5.jpeg)

![](_page_4_Picture_0.jpeg)

## Level-1 hardware trigger

- 12.5 µs to make decision
- Input data bandwidth 63 Tb/s
- 1000 FPGAs running thousands of algos

40 MHz

## Detector

• Collisions every 25 ns • Detector front-end **ASICs** 

![](_page_5_Picture_7.jpeg)

![](_page_5_Picture_8.jpeg)

## **FPGA** inference

![](_page_5_Picture_10.jpeg)

![](_page_5_Picture_11.jpeg)

![](_page_5_Picture_14.jpeg)

![](_page_5_Picture_15.jpeg)

7.5 kHz

![](_page_5_Picture_17.jpeg)

![](_page_5_Figure_18.jpeg)

## Nanosecond inference on specialised hardware

![](_page_6_Picture_1.jpeg)

![](_page_6_Picture_2.jpeg)

**ASIC inference\*** 

![](_page_6_Picture_4.jpeg)

## \*examples in Jennifers talk

![](_page_6_Figure_6.jpeg)

## Low latency

 Strictly limited by collisions occurring every 25 ns

![](_page_7_Picture_2.jpeg)

## Low latency

 Strictly limited by collisions occurring every 25 ns

## Low resource usage Several algos in parallel on single device

![](_page_8_Picture_3.jpeg)

![](_page_8_Picture_4.jpeg)

## Low resource usage Low latency Several algos in parallel on Strictly limited by collisions single device occurring every 25 ns

![](_page_9_Picture_1.jpeg)

![](_page_9_Picture_3.jpeg)

#### Low power

- On detector: cooled to -30°C
- L1: Cooling, cooling, cooling

![](_page_9_Figure_7.jpeg)

Extreme combination of low power, low latency, low resource!

![](_page_10_Figure_1.jpeg)

![](_page_11_Picture_1.jpeg)

![](_page_11_Picture_2.jpeg)

![](_page_11_Picture_3.jpeg)

![](_page_12_Picture_1.jpeg)

![](_page_12_Picture_2.jpeg)

High parallelism **↑** = Low latency **↓** 

• Can work on different data simultaneously (pipelining)! **High bandwidth** 

![](_page_12_Picture_5.jpeg)

![](_page_13_Picture_1.jpeg)

![](_page_13_Picture_2.jpeg)

High parallelism **1** = Low latency **4** 

• Can work on different data simultaneously (pipelining)! High bandwidth

#### **Power efficient**

• FPGAS ~x10 more power efficient than GPUs (our L1T FPGA processors pull currents of O(200)A at ~1V, dissipate **heat** of ~7W/cm<sup>2</sup> while processing **5% of total internet traffic**!

![](_page_13_Picture_7.jpeg)

![](_page_14_Picture_1.jpeg)

![](_page_14_Picture_2.jpeg)

High parallelism  $\uparrow$  = Low latency  $\downarrow$ 

• Can work on different data simultaneously (pipelining)! **High bandwidth** 

#### Power efficient

• FPGAS ~x10 more power efficient than GPUs (our L1T FPGA processors pull currents of O(200)A at ~1V, dissipate **heat** of ~7W/cm<sup>2</sup> while processing 5% of total internet traffic!

Latency deterministic

• CPU/GPU has processing randomness, FPGAs repeatable and predictable latency

![](_page_14_Picture_9.jpeg)

![](_page_15_Picture_1.jpeg)

![](_page_15_Picture_2.jpeg)

High parallelism  $\uparrow$  = Low latency  $\downarrow$ 

• Can work on different data simultaneously (pipelining)! **High bandwidth** 

#### Power efficient

• FPGAS ~x10 more power efficient than GPUs (our L1T FPGA processors pull currents of O(200)A at ~1V, dissipate **heat** of ~7W/cm<sup>2</sup> while processing 5% of total internet traffic!

Latency deterministic

• CPU/GPU has processing randomness, FPGAs repeatable and predictable latency

Latency is fixed by proton collisions occurring at 40 MHz, cannot tolerate slack

![](_page_15_Picture_10.jpeg)

## What are FPGAs?

## Field Programmable Gate Arrays

- Different resources with programmable interconnects (<u>reprogrammable</u>)
- Originally ASIC prototyping, now also for high performance computing

See Riccardo's talk!

![](_page_16_Picture_5.jpeg)

## s (<u>reprogrammable)</u> nance computing

## What are FPGAs?

## Field Programmable Gate Arrays

- Different resources with programmable interconnects (<u>reprogrammable</u>)
- Originally ASIC prototyping, now also for high performance computing

![](_page_17_Figure_4.jpeg)

![](_page_17_Picture_6.jpeg)

![](_page_18_Picture_0.jpeg)

![](_page_18_Figure_1.jpeg)

# Programming an FPGA

![](_page_19_Figure_1.jpeg)

# Programming an FPGA

![](_page_20_Figure_1.jpeg)

See Riccardo's talk!

• « 1µs latency target

#### TensorFlow / TF Keras / PyTorch / ONNX

![](_page_21_Figure_1.jpeg)

![](_page_21_Figure_2.jpeg)

![](_page_21_Figure_3.jpeg)

![](_page_21_Picture_5.jpeg)

![](_page_21_Picture_6.jpeg)

HLS project: Xilinx Vitis HLS, Intel Quartus HLS, Mentor Catapult HLS

![](_page_21_Picture_8.jpeg)

![](_page_21_Picture_9.jpeg)

![](_page_21_Picture_10.jpeg)

![](_page_21_Picture_11.jpeg)

## pip install hls4ml pip install conifer

![](_page_21_Picture_13.jpeg)

![](_page_22_Figure_0.jpeg)

![](_page_23_Picture_0.jpeg)

```
from hls4ml import ...
import tensorflow as tf
# train or load a model
model = ... # e.g. tf.keras.models.load_model(...)
# make a config template
cfg = config_from_keras_model(model,
granularity=`name')
# tune the config
cfg['LayerName']['layer2']['ReuseFactor'] = 4
# do the conversion
hmodel = convert_from_keras_model(model, cfg)
# write and compile the HLS
hmodel.compile()
# run bit accurate emulation
y_tf = model.predict(x)
y_hls = hmodel.predict(x)
# do some validation
np.testing.assert_allclose(y_tf, y_hls)
```

# run HLS synthesis hmodel.build()

![](_page_23_Figure_4.jpeg)

#### **Prediction**

#### pynq-z2 floorplan

![](_page_23_Picture_9.jpeg)

#### Learn how to use hls4ml in tomorrows tutorial by Sioni!

#### (from Sioni S Summers)

## Compression

![](_page_24_Figure_1.jpeg)

![](_page_24_Figure_2.jpeg)

## Network size limited by N multiplications

- E.g., simple dense network, total multiplications: 4256!
- A typical FPGA at LHC usually has 4-6000 DSPs
- Can your network fit within the resources?

![](_page_24_Picture_8.jpeg)

# Efficient NN design for FPGAs (and other edge compute)

Before deploying any DNN on chip (CMS trigger, iPhone), must make it efficient!

**During training** 

- Quantization
- Pruning

Post-training

• Parallelisation (lower latency  $\leftrightarrow$  more resources)

From 8 GPU server to tiny FPGA!

See RIccardos talk and learn more in tomorrows tutorial by Sioni!

![](_page_25_Picture_9.jpeg)

![](_page_25_Picture_10.jpeg)

![](_page_25_Picture_13.jpeg)

## Quantization

Fixed point post-training quantization

• Floating point 32 arithmetic use **x3-5** more resources, **x2** higher latency than fixed-point  $\rightarrow$  convert to fixed-point

#### Decimal: 3.25

![](_page_26_Figure_5.jpeg)

By definition lossy, precision must be tuned carefully (weights usually don't need large dynamic range. But, worse 'resolution')

Can we do better? Yes!

• Quantization-aware training (QAT)

See Riccardo's talk!

## Quantization-aware training

Lossless quantization for deep neural networks!

![](_page_27_Figure_2.jpeg)

## Nature Machine Intelligence 3 (2021)

www.nature.com/natmachintell/August 2021 Vol. 3 No. 8

# nature machine intelligence

#### Quantized neural networks on the edge

![](_page_28_Picture_4.jpeg)

![](_page_28_Picture_5.jpeg)

## Google AI

**QKeras** model

![](_page_28_Picture_9.jpeg)

<u>hls4ml</u> Fixed-point translation Parallelisation Firmware generation

![](_page_28_Figure_11.jpeg)

![](_page_28_Figure_12.jpeg)

![](_page_28_Picture_14.jpeg)

from tensorflow.keras.layers import Input, Activatio
from qkeras import quantized\_bits
from qkeras import QDense, QActivation
from qkeras import QBatchNormalization

 $\mathbf{x} = \text{Input}((16))$ x = QDense(64,kernel\_quantizer =  $quantized_bits(6,0,alpha=1),$  $bias_quantizer = quantized_bits(6,0,alpha=1))$ x = QBatchNormalization()(x) $x = QActivation('quantized_relu(6,0)')(x)$ x = QDense(32,kernel\_quantizer =  $quantized_bits(6,0,alpha=1),$  $bias_quantizer = quantized_bits(6,0,alpha=1))$ x = QBatchNormalization()(x) $x = QActivation('quantized_relu(6,0)')(x)$ x = QDense(32,kernel\_quantizer = quantized\_bits (6, 0, alpha=1),  $bias_quantizer = quantized_bits(6,0,alpha=1))e$ x = QBatchNormalization()(x) $x = QActivation('quantized_relu(6,0)')(x)$ x = QDense(5,kernel\_quantizer = quantized\_bits (6, 0, alpha=1),  $bias_quantizer = quantized_bits(6,0,alpha=1))(x)$ x = Activation('softmax')(x)

![](_page_29_Figure_2.jpeg)

on	from hls4ml import … import tensorflow as tf
	<pre># train or load a model model = tf.keras.models.load_model()</pre>
$(\mathbf{x})$	<pre># make a config cfg = config_from_keras_model(model, granularity=`name')</pre>
	<pre># do the conversion hmodel = convert_from_keras_model(model, cfg)</pre>
(x)	<pre># write and compile the HLS hmodel.compile()</pre>
$(\mathbf{x})$	<pre># run HLS synthesis hmodel.build()</pre>

![](_page_29_Picture_4.jpeg)

![](_page_30_Figure_0.jpeg)

\*threshold functions bypassed in backward pass, straight-through estimator

FP 32 FP 32 FP 32

## Quantization-aware training

![](_page_31_Figure_1.jpeg)

27

## FPGA performance

![](_page_32_Figure_1.jpeg)

Multiplications move to LUTs at bit width <10.

28

![](_page_33_Picture_0.jpeg)

# Ideally

![](_page_33_Picture_2.jpeg)

# Reality

# QTools energy estimate

Some layers more accommodating for aggressive quantization, others require expensive arithmetic

heterogeneous quantization

# QTools energy estimate

Some layers more accommodating for aggressive quantization, others require expensive arithmetic

heterogeneous quantization

For edge inference, need best possible quantization configuration for

- Highest accuracy  $\uparrow$ ...

ightarrow hyper-parameter scan over quantizers which considers energy and accuracy simultaneously

# QTools energy estimate

Some layers more accommodating for aggressive quantization, others require expensive arithmetic

heterogeneous quantization

For edge inference, need best possible quantization configuration for

- Highest accuracy  $\uparrow$ ...
- ullet ... and lowest resource consumption igstarrow

 $\rightarrow$  hyper-parameter scan over quantizers which considers energy and accuracy simultaneously

QTools: Estimate QKeras model bit and energy consumption, assuming 45 nm Horowitz process

- Model size in bits
- Energy consumption in Watts

Model A	ccuracy [%	0]	P	er-layer	energy	ÿ
		Dense	ReLU	Dense	ReLU	Ι
BF	74.4	1735	53	3240	27	
$\mathbf{Q6}$	74.8	794	23	1120	11	
	Maximize	Fo e accura	orgivin icy + n	g Facto ninimi:	$\mathbf{pr} = 1$ zing co	+

![](_page_36_Figure_12.jpeg)

## AutoQKeras

#### AutoQ Bayesian optimization at work!

![](_page_37_Figure_3.jpeg)

• Simultaneously scan quantizers and N filters/neurons (often less/more filters/neurons needed when quantizing)

## AutoQKeras

#### AutoQ Bayesian optimization at work!

![](_page_38_Figure_3.jpeg)

#### H. Linander, C. Petersson (Zenseact)

• Simultaneously scan quantizers and N filters/neurons (often less/more filters/neurons needed when quantizing)

![](_page_39_Figure_1.jpeg)

![](_page_39_Figure_2.jpeg)

max 5%

sion			Tot.	energy $[\mu J]$	Tot. bits
ReLU	Dense	Softmax			
$\langle 4, 2 \rangle$	w: Stoc. Bin. b: $\langle 8, 3 \rangle$	$\langle 16, 6 \rangle$		0.00095	4728
· ·			1		

## FPGA performance

![](_page_40_Figure_1.jpeg)

Model	Accuracy [%]	Latency [ns]	Latency [clock cycles]	DSP $[\%]$	LUT $[\%]$	$\mathrm{FF}~[\%]$
$\mathbf{BF}$	74.4	45	9	56.0(1826)	5.2(48321)	0.8(20132)
$\mathbf{Q6}$	74.8	55	11	1.8(124)	3.4(39782)	0.3~(8128)
QE	72.3	55	11	1.0~(66)	0.8 (9149)	0.1(1781)

#### Multiplications move to LUTs at bit width <10.

![](_page_41_Picture_0.jpeg)

## Same as hls4ml but for Boosted decision trees (scikit-learn, XGBoost)

## If resource/latency constainted, BDT might be the way to go

- Depending on your data, might be as accurate as a DNN
- Usually significantly faster and more resource efficient

%VU9P	Accuracy	Latency	DSP	LUT
QKeras 6b	75.6%	40 ns	22 (~0%)	1%
sklearn + conifer	74.9%	5 ns	-	0.5%

# AConifer

![](_page_41_Figure_8.jpeg)

# 

![](_page_42_Picture_1.jpeg)

![](_page_42_Picture_2.jpeg)

![](_page_42_Picture_3.jpeg)

![](_page_42_Picture_4.jpeg)

## Backup

![](_page_44_Picture_0.jpeg)

## We have infinite time and resources to train huge networks

but very little for inference

![](_page_45_Picture_2.jpeg)

![](_page_46_Figure_0.jpeg)

![](_page_46_Picture_1.jpeg)

Can we have the best of both worlds?

# Knowledge Distillation

![](_page_46_Picture_4.jpeg)

## Inference

![](_page_47_Picture_0.jpeg)

![](_page_47_Figure_1.jpeg)

۹

**\*** 

![](_page_48_Picture_0.jpeg)

![](_page_48_Picture_1.jpeg)

is cat
is dog

![](_page_49_Figure_0.jpeg)

![](_page_49_Picture_1.jpeg)

![](_page_50_Figure_0.jpeg)

![](_page_51_Figure_0.jpeg)

## Train student to learn both true and predicted (teacher) labels!

 $L_{total} = \beta \times L_{Distillation} + \alpha \times L_{student}$ 

Student learns subtle learned features from teacher!

![](_page_51_Picture_4.jpeg)