



ILD & CALICE ECALs

Vincent Boudry École polytechnique, Palaiseau



Sponsors



AGENCE NAJIONALE DE LA RECHER

n2p3.fr



The ILD model(s)

- ILD "baseline" model described in DBD (2013)
 - $-R_{TPC} = ~1843 \text{ mm}$
 - Z_{Barrel} ~ 4700 mm
 - 24 X_0 of W (thickness ~ 220 mm), R_{M} ~ 9mm, X_0 ~ 9 mm
 - 30 layers of detection (20 single W + 10 double W thicknesses)
 - Lateral cell dimension d_{cell} = 5mm
- Re-optimisation of performances / cost ratio on-going
 - -~ for lower energies $\rightarrow 250~GeV$
 - ILC @ 250-500 GeV
 - CepC @ 250, 90 GeV
 - \Rightarrow Smaller R_{TPC}, N_{Layers}, B field



Dimension constructions (reminder)



Mechanical simulations

M. Anduze, T. Pierre-Emile (LLR)

- All dimensions of the ILD prototype are defined according to FEA results in static and dynamic (earthquake) conditions and for all positions of final modules in the barrel (8 cases)
- Study of deformations and limit stresses analysis using composite criteria (TSAI-HILL) Max stresses are located on the top ribs, a strong effort is needed to define correctly its thickness
- Proposal: Study internal stresses by using new sensors : optical fiber Bragg grating sensors embedded directly within ribs (strain gauge behaviour)



Optical fiber equipped with **BG** sensors

ECALs | CepC WS, Roma | 25/05/2018



Thermo-mechanical simulations



ILD & CALICE ECALs | CepC WS, Roma | 25/05/2018 Vincent.Boudry@in2p3.fr

Passive cooling for CepC ECAL ? A first look...

Huaqíao Zhang (SJTU)

VFRY PRELIMINARY!



Thermal contact resistance :1000W/m^{2*}K The temperature of radiating surface: 20°C The heat rate of 1 ASIC: 0.36W

ABAQUS FEM Simulation



Cooling

ECAL: (CFRP+W structures + Silicon detectors) The cooling technology is active, using fluid circulation

- > Tests and simulation on detector (EUDET module)
 - Demonstration and performance of Thermal model >>>> done
- Integration
 - Detailed design of cooling pipes scalable to ECAL detector bone
- Thermal model
 - Full Leakless System Design and Analysis: update in for estimation of global pressure drops done



He Kriteer Denie Crendin | AIDA 2020 | MD14 E E2E Montes | Januard 10 2010 | Dene E / 12





Exploded view of half a long slab with 6 ASU – (An assembly line for long slabs with 8 connected ASU is AIDA-2020 deliverable D14.3) final goal with power pulsing 1/100 s: ECAL 4.6 Kw



ECAL Services & Cables (Baseline) Realistic detector proposal

Limit of Heal

Power, cables and cooling would run between HCAL and ECAL on the back of ECAL (the way it is shown in the picture which exhibits the principle rather than any real design)

The paths of cables and cooling interfere strongly (cross).

As a working assumption the cables would run to one end of the staves and the cooling to the other end.

- DCC1 figures a concentration/distribution at the alveoli level
- DCC2 (or Hub2) a concentration/distribution at the stave level.

From then cables or fibres run along each sub-detectors to the outside

Same principle will apply for End cap cooling and cables





ECAL barrel DCC2 card DCC: car Pipes of cooling ECAL end cap

Readout for ILD

Adaptation of the prototype DAQ to ILD constraint

- End of SLAB
- DIF suppression / Compactification
- Redesign of the DCC's
- Reducing wires by buses or combined protocols
- HV generation inside DCC's

Redesign work started (LAL, LLR)



Simulation

D. Jeans (KEK)



10GeV. -5<phi<5 deg

plugLength = 0 mm

tower

simhitNoConvEnWtCos1h BARRE

module

ECAL driver used in ILD models has been largely re-written (Mokka \rightarrow DD4HEP)

- more modular code (less duplication Barrel & Endcap)
- more configurable...
- Combined Sc + Si version : the other is the PCB



Effect of cracks [RAW= no correction at all!!]

Effect of plug (missing

- Drop ~ 15%



2 34

Std Dev x 0.2067

0.8

ILD SiW-ECAL Technical Design Document

	International Large Detector For the International Linear Collider	Technical Design Document	Ref.: TDD-ECal Ed.: 0 Rev.: 2.3 Date: 11/04/18 Page: 1/87
--	---	------------------------------	---

Technical Design Document

Silicon Tungsten electromagnetic calorimeter "ECal"

Prepared by	Signature	Accepted by	Signature
Marc Anduze Denis Grondin		Roman Pöschl Daniel Jeans	
Henri Videau			

Approved by	Function	Date	Signature
Christian Bourgeois			

Summary	
Annexes	

87 page document (counting)

```
being written (near completion)
by H. Videau*, D. Grondin, M. Anduze
```

- 2 models: Large (R~1800) and Small (R~1600) $$N_{\text{Layer}}$$ = 30 \$26\$
- Consolidated definitions, mechanical constrains
- Optimal use of 6" (150mm) and 8" (200mm) wafers (8")
 500 and 750µm thicknesses
- Costs
- Power & Cooling

Not (yet) in this document:

- Interfaces: DAQ, Grounding, ...



Toward SiW-ECAL for ILD

Prototyped*

~0.3

~20

~350

~1000

~2000/20000*

* incl. Physical Prototype

Sketch for a Historical Picture of the Progress of the ILD Silicon ECAL

Milestone	Date	Object	Details	REM
1 st ASIC proto	2007	SK1 on FEV4	36 ch, 5 SCA	proto, lim @ 2000 mips
1 st ASIC	2009	SK2	64ch, 15 SCA	3000 mips
1 st prototype of a PCB	2010	FEV7	8 SK2	СОВ
1 st working PCB	2011	FEV8	16 SK2 (1024 ch)	CIP (QGFP)
1 st working ASU in BT	2012	FEV8	4 SK2 readout (256ch)	best S/N ~ 14 (HG), no PP retriggers 50–75%
1 st run in PP	2013	FEV8-CIP		BGA, PP
1 st full ASU	2015	FEV10	4 units on test board 1024 channel	S/N ~ 17–18 (High Gain) retrigger ~ 50%
1 st SLABs	2016	FEV10 & 11	7 units	
pre-calo	2017	FEV10 & 11	7 units	S/N ~ 20, 6–8 % masked
1 st technological ECAL ?	2018	SLABvFEV10 & 11 & 13 SK2a+ COB + Compact stack	SK2 & SK2a (⊃timing)	Improved S/N Timing

Graphical progress



Short Slabs

Assembly chain IdF

resp: R. Cornat



J. Nanní, M. Louzír, M. Frotín, J. Bonís, P. Cornebíse, J. Davíd, D. Lacour, S Pavy, P. Ghíslaín

'Simplified view'







LLR LPNHE LAL Cradle Dimension check Positioning and Gluing Kapton Dimension check Functional Test Dimension check Positioning and Gluing Functional Test Dimension check Positioning and Gluing Wafer **Baw PCB** Dimension check Dimension check Positioning and Gluing Check of Cabling (ext) specifications Interconnexion Solderin Dimensions, Kantor Electrical (I, V, C), FEV Functional Test Dimensions check Visual aspect Electrical test Glue Deposition Positioning SLAB Validation tests Electrical testing ASU Fixing alidated SLAF





ILD & CALICE ECALs | CepC WS, Roma | 25/05/2018

Data-Quality: 10 SLABs produced in 2016

Forge Page (redmine in2p3, LLR) Boards

ueil	Ma page Projets Statistiques	Sorum Alde	
	sU_3_8_1_#_9	LAL/ok	For tests
	sU_3_8_1_#10	LLR/ok	On detector
	sU_3_8b_1_#11	LAL/Broken	Issue with HV gluing - Museum part
	sU_3_8b_1_#12	LAL/Maintenance	Issue with HV gluing, to be reassembled
	sU_4b_11_F_#13 SLAB13 🚵	BT@LAL	Issue with gluing, FIXED; addtionnal HV coupling filter
	sU_4b_11_F_#14 SLAB14 🚵	LLR	High leakage; 1 wafer has problem
	sU_4b_10_F_#15 SLAB15 🛷	BT@LAL	
	sU_4b_11_F_#16 SLAB16 🖋	BT@LAL	Issue with interconnects, FIXED
	sU_4b_11_F_#17 SLAB17 🛷	LLR	
	sU_4b_11_F_#18 SLAB18 🖋	BT@LAL	
	sU_4b_11_F_#19 SLAB19 🚵	BT@LAL	SHORT on DVDD, repaired, TESTED partly OK
	sU_4b_11_F_#20 SLAB20 🛹	LLR	
	sU_4b_11_F_#21 SLAB21 🚵	LLR	LVDS res. missing
	sU_4b_11_F_#22 SLAB22	BT@LAL	LVDS res. missing

		Commissio)nn
PASSPORT, SIWLC ECAL SLAB 20		PASSPORT, SIWLC ECAL SLAB 20	
SLAB ID		SOLDERING POINTS, CABLING, etc (visual inspection)	
Slab ID : 18 ASU version :FEV11		Turn around the slab and check soldering points in : - DIF resistors (for slow control) OK -HV (GND at SMB) Ok Resoldered ground HV at bottom slab (Jerome) comments and others :	
Skiroc version : Skiroc 2 NASIO DIF ID : 39 Firmware version : 1603	CS:16	 aluminum plate is not grounded. bottom of the slab (aluminum) is grounded.(between 2-50 ohm) 	
SBM ID : V4b 22 SMBversion : S	MBV4	Turn slab around, open aluminim cover and do a check of soldering points : Ok (Jerome)	
Wafers ID/Info : ?		comments and others :	
Comments : Kapton tape covering the internal face of the aluminum plate that covers the ASU.		ELECTRICAL + SIGNAL CHECKS (multimeter) Electral deckt (NOT FOWERED SLABS) Comments Comment	
Comments : Kapton tape covering the internal face of the aluminum plate that covers the ASU. ROOD SLAR Blue led looks too clear		ELECTRICAL + SIGNAL CHECKS (multimeter) Eleveral decks (NOT POWZED SLABS) Comments Comments GND PCB pk RESISTOR UVDD pk Secontrol pk Se	
Comments : Kapton tape covering the internal face of the aluminum plate that covers the ASU.		ELECTRICAL + SIGNAL CHECKS (multimeter) Electroi check (NOT POWERED SLABS) Comments Comments Service checks (NOT POWERED SLABS) Comments Comments Service checks SERV.SROUT SERV.SROUT SERV.SROUT Service checks Service checks Network NDDAVDDGXD Service checks (Low Veelage on) Comments	
Comments : Kapton tape covering the internal face of the aluminum plate that covers the ASU.		ELECTRICAL + SIGNAL CHECKS (multimeter) Electronic checks (NOT POWERED SLABS) Comments Comments Send-Control : Send-Control : Send-Control : Comments Electrical checks [Low Methons on) Comments	
Comments : Kaption tape covering the internal face of the aluminum plate that covers the ASU. DOOD STAN Blue led looks too clear Commisioning by : A. Irles at : I.AL, ECAL workshop		ELECTRICAL + SIGNAL CHECKS (multimeter) Electroi checks (NOT POWERD SLABS) Comments Comments Selver 1 Selver	
Comments : Kaptan tape covering the internal face of the aluminum plate that covers the ASU. ROOD SLAM Blue led looks too clear Commissioning by : A. Irles at : IAL, ECAL workshop setup : Prototype rack (as used in 2016). PVC prototype for single slab. Cosmics a Cable : IPV Sconnected to first IPV connector in patch pannel. Slabidli 1, connected to first firV connector in patch pannel. Slabidli 1, connected to first firV connector in patch pannel.	when in a table.	ELECTRICAL + SIGNAL CHECKS (multimeter) Electrol deck (NOT POWERD SLAB) Comments Comments GROPCE No RESISTOREVED No SENSABUT No SENSABUT No Comments Comments <td></td>	
Comments : Kapton tape covering the internal face of the aluminum plate that covers the ASU. ROOD SLAM Blue led looks too clear Commissioning by : A. Irles at : IAL, ECAL workshop setup : Prototype rack (as used in 2016), PVC prototype for single slab. Cosmics to Slab if I/S connected to first HV connector in patch pannel. Slab if I, connected to first connector in patch pannel. Slab if I, connected to first connector in patch pannel. Slab if I, connected to first connector in patch pannel.	uken in a table.	ELECTRICAL + SIGNAL CHECKS (multimeter) Electric deck (NOT POVEZED LADS) Comments Comments ////////////////////////////////////	

Files: Wafer test (LPNHE), Passport (A. Irles @LAL)

Pre-calo



Beam Test at DESY

CNRS-LLR, CNRS-LPNHE, CNRS-LAL, Kyushu, SKKU



Long calibration run

A. Irles

MIP scan

- Positrons of 3 GeV (~2 kHz rate, beam spot with slightly irregular shape and size <2cm diameter)
- Grid of 9x9 points separated by 2 cm \rightarrow automatized runs (movable stage commanded by pyrame)
- Data used for pedestal subtraction and energy calibration:
 - Pedestal correction done chip/channel/sca wise (~10% var).
 - Energy calibration done chip/channel wise
- Fit the 98% of available channels. Channel dispersion of 5%.
- Also 45 degrees inclination run: MIP value scaling as expected \rightarrow good thresholds choices.

Vincent, Boudry@i \Rightarrow auto-trigger at 1/3 of mip with ~100% efficiency



Test in B field

Magnetic field tests

- Single Slab (21, first layer in the full stack)
- (Magnetic field from 0, 0.5, 1 T) \otimes (With and without beam)
 - Same configuration than in the other beam area.
- Not evident failure/loss of performance during visual inspection on the web cam & online monitor.
- ~20 hours of data in total







What is still to be measured ?

Technological prototype (τ) vs **Physical** prototype (ϕ)

- 4× surface density,
- ~ /2 longitudinal density
- Wafers thickness ~ /2 (320 μ m vs 500 μ m)
- \neq Wafer configuration (Smaller GR, less coupl.)

Expected effects :

- Decreased capacity \Rightarrow lower noise
- /4 (surface) × 2 for thickness
 - S/N ~
- Decreased sampling fraction \Rightarrow worse resolution
- Small dead zones

Energy resolution

- various W configurations
- low energy response
- High Energy response vs rate

Angular resolution

- not finalised on ϕ -proto

Timing

- $\sigma(mip) \sim 1.4$ ns with SK2a (on test board)
- Noise pattern for PFA studies
- Uniformity: space, time
- Update of PFA studies
- Separation power γ–e
 Hadronic interactions (×4 in lat gran.)

New FEV13

F. Magniette, J. Nanny, R. Guillaumat, M. Louzir, V. Boudry (LLR_), R. Cornat (LPNHE), S. Callier (Omega), T. Suehara (Kyushu),

Expert review of FEV11 after BT

- \Rightarrow 15 points of improvements being implemented:
 - Low noise design: differentiated analog supplies, data routing, phasing of clock, new decouplings...
 - Unique Tag, PT100, ...
 - FW: Clock Freq, UDP, sync of EventID, ...
 - Optimized routing to avoid long paths

thin connectors (compatible with ILD-like design)

Adaptor board: new design (SMBv5)

- to be produced by Kyushu





new PCB's

FEV13: 1st batch scheduled for end of March (delayed)

+ 2–3 weeks of cabling.







FEV-COB (Chip-On-Board): produced by SKKU Bounding by CERN being commissioned (LAL)

5/05/2018

Additional production of shorts SLABs in 2018

2016-17: **10 ASU's produced**: 325 µm Wafers + FEV11 + SK2:

- 3 SLABs are broken (bef. Beam test) : 1 broken, 2 too noisy (1 after manipulation)

Material is available for additional production

- Wafers: 10 ordered by LPNHE from HPK (525 μm) + 25 @ LLR
 + new production in Kyushu (650 μm) (~20)
- ASICs: ~230 SK2a packaged and tested.
 - include ~1.5ns time resolution; pin-to-pin compatible SK2
- PBC's
 - FEV13 ~ 5 units ?
 - **FEV11_COB** ~ 2 units ?



 \Rightarrow **To be repaired** (if possible)

7 OK for physics

Long Slabs

Test benches for Long Slab

Mechanical @ LAL

- Precision needed

$\mbox{Cumulative errors} \Rightarrow \mbox{need for positioning}$



Electronics @ LLR

- 4 ASU set-up (2016) †
- New one \Rightarrow 10-12 ASU with
 - no space /align't contraints
 - \Rightarrow Connectors
 - 1 baby wafers per ASU

Mechanical assembly chain for long SLAB

J. Bonís, A. Thíebault

Gluing on HV Kapton & Soldering of

- 8 ASU's of 180.3 or 180.5 mm.
- in U-shape carbon-fibre cradle or on simple carbon plate. (181.4 ± 0.3 mm)
- Alignment of two ASU wrt each other : ± 0.1 mm, Straightness deviation of 0.1 mm.
- In test phase with simplified ASU's

using pick-and-place manipulator







On interconnection

J. Bonís, A. Thíebault, J. Jeglot



Interconnection is maybe the most involved piece of the assembly Current solution with Flat Kapton + Iron Soldering works → Short Slabs – But... Interconnection so far made by hand & Delicate work

Application for long slab requires automatised (robust) procedure

- difficulties to find supplier for developing such a procedure...
- Test of GradConn (Taiwan) connectors
 - BB02-YN series: 35 pins, a pitch of 0.1 mm
 - height 1.5 mm (1.27 mm are also available).
 - 1 A at 300 V AC.

Under tests...

- No defect found (yet)
- mechanically sound





GradConn connectors (from Taiwan)

New design for "electronic long slab support"

M. Anduze, F. Magníette, J. Nanní, Realísatíon: G. Fayolle

Scale to support electronics

- 2+6+4 ASUs = ~3.2 m
- Support of SMB
- Total access to upper and lower parts
 - Baby wafers (4×4 pixels) on the bottom
- Mechanical characteristics
 - Movable: table and to beam test
 - Rotatably along long axis (for beam test)
 Rigidity : ≤ ~1 mm per ASU
 - No electrical contacts scale / cards

Shielding

- vs Light and CEM



'Electrical' Long Slab

- 2 ASUs mounted up to 12 expected
 - Added one-by-one
 - Equipped with baby-wafer (4x4)
 - Hood for light protection
 - Handling structure for beam-tests



G. Fayolle (LLR)



Roma | 25/05/2018

Cosmic run



All cells per chip



ADC map single CHIP



Test with ⁹⁰Sr source





charge_hiGain[26][0][23] {charge_hiGain[26][0][23]>0 && badbcid[26][0]==0





Some prelim conclusions:

- Perfect noise cellwise
- punch through electron
 ~ mip like
- Signal is ~30% higher than in BT (scattering)

OK for additional ASU's

Test with 137Cs source





Spectrum in hours with 250kBq source

- calibration at 6 mips in all chans + pedestal

To be tested with 37 MBq source

Entries

Mean

Entries

Mean

Entries

Mean RMS

RMS

RMS

63 30.38

16.38

63 31.12 18.97

> 63 29.8

13

Scintillator ECAL

Scintillator option









EBU: ECAL base unit

T. Takeshíta

1 EBU =

- 144 strips in 18x18 cm2 unit (EBU)
- four ASICs (SPIROC2b 36ch)
 - Amp/shaper/ADC/memory
 - auto-trigger mode with threshold setting!
- bias voltage control
- LEDs for calibration purpose



MPPC : Dynamic range & Noise

T. Takeshíta



fr ILD & CALICE ECALS | CepC WS, Roma | 25/05/2018



Wedge geometry

T. Takeshíta



図 4.9: Single tapered wedge



bottom R/O







Better uniformity

- No dead space

Better integration of MPPCs

- soldering on board
- loss of signal (p.e.) by ~30%

T. Takeshíta (Kyushu)

Uniformity studies

L. Lí (SJTU)

- double sided read out coincidence reduce Nnoise
- with 10um pitch MPPC
- keeping the same numb.
 =Nch
- with longer strips







Standalone Geant4 simulation is used to optimize scintillator module

- PhysicsList: QGSP_INCLXX + Standard Geant4 Optical Physics (Version: Geant 4.10.3)
- Scintillator Strip: BC408, dimension: 45×5×2mm³
- SiPM: 1×1×0.1mm3 , Pitch size 25µm, 1600pixel
- Cladding: ESR, Tyvek
- · Particle source: Sr-90, Center of the Strip, Vertical incidence



11th France China Particle Physics Laboratory workshop

May 22nd , 201824

Much done !

... Much to do !

Silicon ECAL for ILD

- base unit and technology validated integrated device
 - S/N, auto-triggering, uniformity...
- Optimisation work on-going
 - round 13 of FEV, COB
 - 8", 725µm Wafers
- Timing still to be studied
- "Last" big piece: building of a long slab
- Silicon ECAL for CEPC:
 - Cooling \rightarrow Thermal & Physics simulation
 - Chip and Acquisition
 - S/N \neq for central trigger as for auto-trigger

of a long slab Lot to Learn from HGCAL

ice — Much progress on SiPM (MPPC)

- Nice performance of device on test stand
- performance in integrated device to be assessed

Back-up

Analysis & Papers

On-going

- Construction & Commissioning paper(s?) technical mid 2018?
 - By layer analysis: mips+noise \rightarrow noise, S/N, uniformity, ...
 - Presented at CHEF'2017 (A. Irles), LCWS'2017 (A. Lobanov), Poster @ IEEE (A. Irles).
 - DAQ presented CHEF'2017 (F. Magniette)
 - Proceeding submitted
 - Test of SK2a Paper presented at CHEF'2017 (T. Suehara)
- Shower paper end 2018 ?
 - "Collective behaviour" / High energy: Shower profile, response to high energies
 - Might be completed with DESY BT results July 2018.

Test with ⁹⁰Sr source



Vincent.Boudry@in2p3.fr

ILD & CALICE ECALs | CepC WS, Roma | 25/05/2018

10²

SiC Gan Diamond

6

Si

2

90% at

4.2 mm

50% at

0.3 mm

Bandgap (eV)

Sr

10⁻¹ 10⁰ 10¹ Device thickness (mm)