



ILD & CALICE ECALs

Vincent Boudry

École polytechnique, Palaiseau



CepC WS
Roma, 25/05/2018



Silicon



IT Accelerator Engineering Center ITAEC



筑波大学
University of Tsukuba



東京大学
THE UNIVERSITY OF TOKYO

Scintillators



SHINSHU
UNIVERSITY


Sponsors



ILD & (Physique des 2 Infinis et des Origines)



WS, Roma | 25/05/2018



AIDA²⁰²⁰
TNA support + WP2/47

ANR
Vincent.Boudry@in2p3.fr


The ILD model(s)

ILD “baseline” model described in DBD (2013)

- $R_{\text{TPC}} = \sim 1843 \text{ mm}$
- $Z_{\text{Barrel}} \sim 4700 \text{ mm}$
- 24 X_0 of W (thickness $\sim 220 \text{ mm}$), $R_M \sim 9 \text{ mm}$, $X_0 \sim 9 \text{ mm}$
- 30 layers of detection (20 single W + 10 double W thicknesses)
- Lateral cell dimension $d_{\text{cell}} = 5 \text{ mm}$

Re-optimisation of performances / cost ratio on-going

- for lower energies → 250 GeV
 - ILC @ 250–500 GeV
 - CepC @ 250, 90 GeV
- Smaller R_{TPC} , N_{Layers} , B field



Dimension constructions (reminder)



Barrel length fixed at 4700 mm in all models, same as HCal or TPC

Baseline

- 8 staves \supset 5 CF/W modules \supset 5 alveoli columns
- 1 alvoli width = $\sim 2 \times$ wafers width + walls + clearance

Endcaps

- $R_{\text{inner}}^{\text{EndCaps}}$ fixed at 400 mm \Rightarrow ECal ring & Forward detectors
- $R_{\text{outer}}^{\text{EndCaps}} = R_{\text{outer}}^{\text{Barrel}} + \text{overshoot}$
- $Z_{\text{front}}^{\text{EndCaps}} = Z_{\text{outer}}^{\text{Barrel}} + \text{overlap}$




ECal ring

- Endcap quadrant with 3 modules of 3 alveoli

Reduced

- Endcap quadrant with 2 modules of 4 and 3 alveoli




Mechanical simulations

M. Anduze, T. Pierre-Emile (LLR)


- All dimensions of the ILD prototype are defined according to FEA results in **static and dynamic (earthquake) conditions** and for all positions of final modules in the barrel (8 cases)
- Study of deformations and **limit stresses** analysis using composite criteria (TSAI-HILL)
Max stresses are located on the top ribs, a strong effort is needed to define correctly its thickness
- Proposal: Study internal stresses by using new sensors : **optical fiber Bragg grating sensors** embedded directly within ribs (strain gauge behaviour)



Optical fiber
equipped with
BG sensors




Thermo-mechanical simulations



Passive cooling for CepC ECAL ? A first look...


Huaqiao Zhang (SJTU)



Thermal contact resistance : $1000\text{W/m}^2\text{K}$
The temperature of radiating surface: 20°C
The heat rate of 1 ASIC: 0.36W

ABAQUS FEM Simulation

VERY PRELIMINARY!



5–10 mm
Acceptable ?


→ Physics
Simulations

Cooling



ECAL: (CFRP+W structures + Silicon detectors)

The cooling technology is active, using fluid circulation

- **Tests and simulation on detector (EUDET module)**
 - Demonstration and performance of Thermal model ➔ done
- **Integration**
 - Detailed design of cooling pipes scalable to ECAL detector ➔ done
- **Thermal model**
 - Full Leakless System Design and Analysis: update in for estimation of global pressure drops ➔ done



McMurdo Deep Ocean | AIDA 2000 | WDALE | ECAL Meeting | Tuesday 1st August 2018 | Page 2/45



Exploded view of half a long slab with 6 ASU – (An assembly line for long slabs with 8 connected ASU is AIDA-2020 deliverable D14.3)
final goal with power pulsing 1/100 s: ECAL 4.6 Kw

ECAL Services & Cables (Baseline)

Realistic detector proposal

Power, cables and cooling would run between HCAL and ECAL on the back of ECAL (the way it is shown in the picture which exhibits the principle rather than any real design)




The paths of cables and cooling interfere strongly (cross).

As a working assumption the cables would run to one end of the staves and the cooling to the other end.

- DCC1 figures a concentration/distribution at the alveoli level
- DCC2 (or Hub2) a concentration/distribution at the stave level.

From then cables or fibres run along each sub-detectors to the outside

Same principle will apply for End cap cooling and cables




Readout for ILD

Adaptation of the prototype DAQ to ILD constraint

- End of SLAB
- DIF suppression / Compactification
- Redesign of the DCC's
- Reducing wires by buses or combined protocols
- HV generation inside DCC's

Redesign work started (LAL, LLR)




Simulation

D. Jeans (KEK)

ECAL driver used in ILD models has been largely re-written (Mokka → DD4HEP)

- more modular code (less duplication Barrel & Endcap)
- more configurable...
- **Combined Sc + Si version : the other is the PCB**




9




Effect of cracks [RAW= no correction at all!!]


– Drop ~ 15%



Effect of plug (missing in previous simulations)



ILD SiW-ECAL Technical Design Document



Technical Design Document

Silicon Tungsten electromagnetic calorimeter "ECal"

Prepared by	Signature
Marc Anduze Denis Grondin Henri Videau	

Accepted by	Signature
Roman Pöschl Daniel Jeans	

Approved by	Function	Date	Signature
Christian Bourgeois			

Summary	
Annexes	

87 page document (counting)


being written (near completion)
by H. Videau*, D. Grondin, M. Anduze

- 2 models: Large ($R \sim 1800$) and Small ($R \sim 1600$)
 $N_{Layer} = 30$ 26
- Consolidated definitions, mechanical constrains
- Optimal use of 6" (150mm) and 8" (200mm) wafers (8")
500 and 750 μm thicknesses
- Costs
- Power & Cooling

Not (yet) in this document:

- Interfaces: DAQ, Grounding, ...

Toward SiW-ECAL for ILD



ILD SiW-ECAL

~10,000 SLAB's
100,000 ASU's
400,000 Wafers
1,600,000 ASIC's
100,000,000 channels


Prototyped*

~0.3
~20
~350
~1000

~2000/20000*

* incl. Physical Prototype

+ Mechanics , Cooling, Integration, ...




Sketch for a Historical Picture of the Progress of the ILD Silicon ECAL

Milestone	Date	Object	Details	REM
1 st ASIC proto	2007	SK1 on FEV4	36 ch, 5 SCA	proto, lim @ 2000 mips
1 st ASIC	2009	SK2	64ch, 15 SCA	3000 mips
1 st prototype of a PCB	2010	FEV7	8 SK2	COB
1 st working PCB	2011	FEV8	16 SK2 (1024 ch)	CIP (QGFP)
1 st working ASU in BT	2012	FEV8	4 SK2 readout (256ch)	best S/N ~ 14 (HG), no PP retriggers 50–75%
1 st run in PP	2013	FEV8-CIP		BGA, PP
1 st full ASU	2015	FEV10	4 units on test board 1024 channel	S/N ~ 17–18 (High Gain) retrigger ~ 50%
1 st SLABs	2016	FEV10 & 11	7 units	
pre-calo	2017	FEV10 & 11	7 units	S/N ~ 20, 6–8 % masked
1 st technological ECAL ?	2018	SLABvFEV10 & 11 & 13 SK2a+ COB + Compact stack	SK2 & SK2a (\supset timing)	Improved S/N Timing...

Graphical progress

Number
of
channels




Short Slabs





Assembly chain IdF

resp: R. Cornat

J. Nanni, M. Louzir, M. Frotin,
J. Bonis, P. Cornebise, J. David,
D. Lacour, S Pavé, P. Ghislain



'Simplified view'



Data-Quality: 10 SLABs produced in 2016

Forge Page (redmine in2p3, LLR)
Boards

A screenshot of a web browser displaying a redmine project page titled "Si-WEcalSLABS". The page shows a table of 10 entries, each representing a different SLAB. The columns include the SLAB ID, status (LAL/ok, LLR/ok, LAL/Broken, etc.), and a brief description. The table is as follows:

SLAB ID	Status	Description
sU_3_8_1_#_9	LAL/ok	For tests
sU_3_8_1_#10	LLR/ok	On detector
sU_3_8b_1_#11	LAL/Broken	Issue with HV gluing - Museum part
sU_3_8b_1_#12	LAL/Maintenance	Issue with HV gluing, to be reassembled
sU_4b_11_F_#13 SLAB13	BT@LAL	Issue with gluing, FIXED; additionnal HV coupling filter
sU_4b_11_F_#14 SLAB14	LLR	High leakage; 1 wafer has problem
sU_4b_10_F_#15 SLAB15	BT@LAL	
sU_4b_11_F_#16 SLAB16	BT@LAL	Issue with interconnects, FIXED
sU_4b_11_F_#17 SLAB17	LLR	
sU_4b_11_F_#18 SLAB18	BT@LAL	
sU_4b_11_F_#19 SLAB19	BT@LAL	SHORT on DVDD, repaired, TESTED partly OK
sU_4b_11_F_#20 SLAB20	LLR	
sU_4b_11_F_#21 SLAB21	LLR	LVDS res. missing
sU_4b_11_F_#22 SLAB22	BT@LAL	LVDS res. missing

Files: Wafer test (LPNHE), Passport (A. Irles @LAL)
Commissioning

The screenshot shows two files side-by-side: "Wafer test (LPNHE)" and "Passport (A. Irles @LAL) Commissioning".

Wafer test (LPNHE) file:

This file contains a table of 10 entries, each representing a different SLAB. The columns include the SLAB ID, status (LAL/ok, LLR/ok, LAL/Broken, etc.), and a brief description. The table is identical to the one shown in the Forge page.

Passport (A. Irles @LAL) Commissioning file:

This file contains two main sections: "Soldering Points, Cabling, etc (visual inspection)" and "ELECTRICAL + SIGNAL CHECKS (multimeter)".

Soldering Points, Cabling, etc (visual inspection):

Comments and others:

- aluminum plate is not grounded.
- bottom of the slab (aluminum) is grounded.(between 2-50 ohm)

Turn around the slab and check soldering points in :
- DIP resistors (for slow control) OK
- HV (GND at SMB) Ok Resoldered ground HV at bottom slab (Jerome)

Turn slab around, open aluminum cover and do a check of soldering points :
Ok (Jerome)

Comments and others :

ELECTRICAL + SIGNAL CHECKS (multimeter):

Electrical checks (NOT POWERED SLABS)

	Comments
GND/PCB	OK
RESISTOR/DVDD	OK
SlowControl	OK
S4-S18	OK
SRIN-SROUT	OK
Residual Return S3-S21	OK
GND/HV and bottom PCB	OK
No shorts between VDDA/VDD/GND	OK

Electrical checks (Low Voltage on)



	Comments
Green LED in SLAB	OK
BLUE LED light (DIP) Missing	OK
J2V and 2.3V in J3 and J4 (DIP)	OK
VDDA	OK 3.3 V
VDDD	OK 3.3 V
Configure : RED LED blinks	OK

Pre-cal



Beam Test at DESY

CNRS-LLR, CNRS-LPNHE,
CNRS-LAL, Kyushu, SKKU



Beamtime 12/6/17 – 23/6/17 at DESY, AIDA-2020 TA

Detector and energy scans, plus tests in magnetic field (PCMAG)

Thanks to DESY for support

Vincent.Boudry@in2p3.fr

ILD & CALICE ECALs | CepC WS, Roma | 25/05/2018

Long calibration run

A. Irles

MIP scan




- Positrons of 3 GeV (~2 kHz rate, beam spot with slightly irregular shape and size <2cm diameter)
- Grid of 9x9 points separated by 2 cm → automatized runs (movable stage commanded by pyrame)

Data used for pedestal subtraction and energy calibration:

- Pedestal correction done chip/channel/sca wise (~10% var).
- Energy calibration done chip/channel wise

Fit the 98% of available channels. Channel dispersion of 5%.


Also 45 degrees inclination run: MIP value scaling as expected → good thresholds choices.



Test in B field

Magnetic field tests

- Single Slab (21, first layer in the full stack)
- (Magnetic field from 0, 0.5, 1 T) \otimes (With and without beam)
 - Same configuration than in the other beam area.
- Not evident failure/loss of performance during visual inspection on the web cam & online monitor.
- ~20 hours of data in total



What is still to be measured ?

Technological prototype (τ)

vs Physical prototype (φ)

- 4× surface density,
- ~ /2 longitudinal density
- Wafers thickness ~ /2 (320 μm vs 500 μm)
- ≠ Wafer configuration (Smaller GR, less coupl.)

Expected effects :

- Decreased capacity \Rightarrow lower noise
- /4 (surface) \times 2 for thickness
 - S/N ~
- Decreased sampling fraction \Rightarrow worse resolution
- Small dead zones

Energy resolution

- various W configurations
- low energy response
- High Energy response vs rate

Angular resolution

- not finalised on φ -proto

Timing

- $\sigma(\text{mip}) \sim 1.4 \text{ ns}$ with SK2a (on test board)
- Noise pattern for PFA studies

Uniformity: space, time

Update of PFA studies

- Separation power $\gamma\text{-e}$

Hadronic interactions ($\times 4$ in lat gran.)

New FEV13

F. Magniette, J. Nanny, R. Guillaumat, M. Louzir, V. Boudry (LLR_),
R. Cornat (LPNHE), S. Callier (Omega), T. Suehara (Kyushu),

Expert review of FEV11 after BT



⇒ 15 points of improvements being implemented:

- Low noise design: differentiated analog supplies, data routing, phasing of clock, new decouplings...
- Unique Tag, PT100, ...
- FW: Clock Freq, UDP, sync of EventID, ...
- Optimized routing to avoid long paths

thin connectors (compatible with ILD-like design)

Adaptor board: new design (SMBv5)

- to be produced by Kyushu




new PCB's

FEV13: 1st batch scheduled for end of March (delayed)

+ 2–3 weeks of cabling.

- Connectors on one side
- Ultra-Thin capacitors



FEV-COB (Chip-On-Board): produced by SKKU
Bounding by CERN
being commissioned (LAL)


Additional production of shorts SLABs in 2018

2016-17: 10 ASU's produced: 325 μm Wafers + FEV11 + SK2: 7 OK for physics

- 3 SLABs are broken (bef. Beam test) : 1 broken, 2 too noisy (1 after manipulation) \Rightarrow To be repaired (if possible)

Material is available for additional production

- **Wafers:** 10 ordered by LPNHE from HPK (525 μm) + 25 @ LLR + new production in Kyushu (650 μm) (~20)
- **ASICs:** ~230 SK2a packaged and tested.
 - include ~1.5ns time resolution; pin-to-pin compatible SK2
- **PBC's**
 - FEV13 ~ 5 units ?
 - FEV11_COB ~ 2 units ?




Long Slabs

Test benches for Long Slab

Mechanical @ LAL


- Precision needed

Cumulative errors \Rightarrow need for positioning



Electronics @ LLR

- 4 ASU set-up (2016) †
- New one \Rightarrow 10-12 ASU with
 - no space /align't contraints
 \Rightarrow Connectors
 - 1 baby wafers per ASU



Mechanical assembly chain for long SLAB


J. Bonis, A. Thiebault

Gluing on HV Kapton & Soldering of

- 8 ASU's of 180.3 or 180.5 mm.
- in U-shape carbon-fibre cradle *or* on simple carbon plate. (181.4 ± 0.3 mm)


Alignment of two ASU wrt each other : ± 0.1 mm, Straightness deviation of 0.1 mm.

In test phase with simplified ASU's
using pick-and-place manipulator



On interconnection

J. Bonis, A. Thiebault,
J. Jeglöt



Interconnection is maybe the most involved piece of the assembly

Current solution with Flat Kapton + Iron Soldering works → Short Slabs

- But... Interconnection so far made by hand & Delicate work

Application for long slab requires automated (robust) procedure


- difficulties to find supplier for developing such a procedure...

Test of GradConn (Taiwan) connectors


- BB02-YN series: 35 pins, a pitch of 0.1 mm
- height 1.5 mm (1.27 mm are also available).
- 1 A at 300 V AC.

Under tests...

- No defect found (yet)
- mechanically sound



GradConn connectors
(from Taiwan)



New design for “electronic long slab support”

M. Anduze, F. Magniette, J. Nanni,
Realisation: G. Fayolle

Scale to support electronics


- 2+6+4 ASUs = ~3.2 m
- Support of SMB
- Total access to upper and lower parts
 - Baby wafers (4x4 pixels) on the bottom

Mechanical characteristics

- Movable: table and to beam test
- Rotatably along long axis (for beam test)
- Rigidity : $\leq \sim 1$ mm per ASU
- No electrical contacts scale / cards

Shielding

- vs Light and CEM



'Electrical' Long Slab

G. Fayolle (LLR)


2 ASUs mounted – up to 12 expected

- Added one-by-one
- Equipped with baby-wafer (4x4)
- Hood for light protection
- Handling structure for beam-tests




Cosmic run


Trigger map







ADC map single CHIP



All cells per chip



Test with ^{90}Sr source





Some prelim conclusions:

- Perfect noise cellwise
- punch through electron
~ mip like
- Signal is ~30% higher than in BT (scattering)

OK for additional ASU's

Test with ^{137}Cs source



Spectrum in hours with 250kBq source

- calibration at 6 mips in all chans + pedestal

To be tested with 37 MBq source

Scintillator ECAL

Scintillator option



筑波大学
University of Tsukuba





東京大学
THE UNIVERSITY OF TOKYO





SHINSHU
UNIVERSITY

T. Takeshita



based on CALICE AHCAL
board with SPIROC




EBU: ECAL base unit

T. Takeshita

1 EBU =

- 144 strips in 18x18 cm² unit (EBU)
- four ASICs (SPIROC2b 36ch)
 - Amp/shaper/ADC/memory
 - auto-trigger mode with threshold setting!
- bias voltage control
- LEDs for calibration purpose





MPPC : Dynamic range & Noise

T. Takeshita



max energy/strip $\sim < 1500$ MIPs at 500GeV for Bhabha events

- ~ needs 10000 pixels (7 p.e./MIP)
- 10 μm pitch in 1x1mm 2 = 10kpix
- 15 μm pitch in 1x1mm 2 ~ 5kpix




10 μm

10-15 μm Noise rate ~ 100 kHz
25 μm Noise rate = 50 kHz



MeV/strip





Noise handling: first results

T. Takeshita


Much improved with latest version of MPPC
+ more efficient scintillators:

- SCSN38 → EJ204
10 → 14 p.e. / mip


with EBU EJ204-3m
in EM Showers
(one of best result)




10µm pix



EJ204



15µm pix





Wedge geometry

T. Takeshita



図 4.9: Single tapered wedge





Better uniformity

- No dead space



Better integration of MPPCs

- soldering on board
- loss of signal (p.e.) by ~30%





Uniformity studies

- double sided read out**
coincidence reduce Nnoise
- with 10um pitch MPPC**
- keeping the same numb.**
 $=N_{ch}$
- with longer strips**



Standalone Geant4 simulation is used to optimize scintillator module

- PhysicsList: QGSP_INCLXX + Standard Geant4 Optical Physics (Version: Geant 4.10.3)
- Scintillator Strip: BC408, dimension: $45 \times 5 \times 2 \text{ mm}^3$
- SiPM: $1 \times 1 \times 0.1 \text{ mm}^3$, Pitch size $25 \mu\text{m}$, 1600pixel
- Cladding: ESR, Tyvek
- Particle source: Sr-90, Center of the Strip, Vertical incidence



Much done !

....

Much to do !

Silicon ECAL for ILD

- base unit and technology validated integrated device
 - S/N, auto-triggering, uniformity...
- Optimisation work on-going
 - round 13 of FEV, COB
 - 8", 725µm Wafers
- Timing still to be studied
- “Last” big piece: building of a long slab


Silicon ECAL for CEPC:

- Cooling → Thermal & Physics simulation
- Chip and Acquisition
 - S/N ≠ for central trigger as for auto-trigger

Scintillator ECAL (personal view)

- Much progress on SiPM (MPPC)
- Nice performance of device on test stand
- performance in integrated device to be assessed

Lot to Learn
from HGCAL




Back-up

Analysis & Papers

On-going

- Construction & Commissioning paper(s?) – technical mid 2018 ?
 - By layer analysis: mips+noise → noise, S/N, uniformity, ...
 - Presented at CHEF'2017 (A. Irles), LCWS'2017 (A. Lobanov), Poster @ IEEE (A. Irles)
 - DAQ presented CHEF'2017 (F. Magniette)
 - Proceeding submitted
 - Test of SK2a Paper presented at CHEF'2017 (T. Suehara)
- Shower paper – end 2018 ?
 - “Collective behaviour” / High energy: Shower profile, response to high energies
 - Might be completed with DESY BT results July 2018.

Test with ^{90}Sr source



$2.2 + 0.546 \text{ MeV}$ electrons

- no straightforward mip but fine...

