



中国科学院高能物理研究所
Institute of High Energy Physics Chinese Academy of Sciences



Development of high granularity pixel sensors for CEPC Vertex Detector

CEPC workshop - EU edition 2018.5.25

Yang ZHOU¹, Yunpeng Lu¹, Zhigang Wu^{1,2}, Xudong Ju¹,
Jing Dong¹, Qun Ouyang^{1,2}


1. State Key Laboratory of Particle Detection and Electronics, Institute of High Energy Physics, CAS, Beijing, 100049
2. University of Chinese Academy of Sciences

Outline

- ❖ Introduction and challenges of the vertex detector for CEPC
 - ❑ Specifications and design goal
- ❖ Two high granularity Pixel sensor prototypes: *with in-pixel digitization*
 - ❑ **JadePix2** in CMOS technology
 - ❑ **CPV (Compact Pixel sensors for the Vertex detector)** in SOI technology
- ❖ Summary and outlooks
- ❖ Acknowledgement

Part 1: Introduction and challenges of the vertex detector for CEPC

Vertex detector general specifications



Vertex detector:

- *Inner most detector:*
 - *high flux density;*
- *Reconstruct the charm & bottom particle decay vertex:*
 - *Precise spatial & time resolution;*
 - *Thin (minimize scattering effect);*
 - *Low power consumption (simplify cooling system).*

Part 1: Introduction and challenges of the vertex detector for CEPC

Vertex detector general specifications


◆ **General requirements of vertex detector :**

High granularity, fast processing speed, thin pixel sensors with low power consumption

Some characters of promising technologies:

- 100% fill-factor
- Miniaturized: sensor and signal processing integrated in the same silicon wafer
- Low cost: standard commercial technology
- Low power dissipation: monolithic sensor
- Almost dead time free: very short reset time
- Sensitive: low noise; (signal collected by the sensing diode as low as $200 e^-$)
- **High granularity**: pixel pitch on the scale of several tens of μm

High granularity is beneficial for both **high flux** and **precise spatial resolution**




Part 1: Introduction and challenges of the vertex detector for CEPC

Technology options

CMOS technology: *TowerJazz 0.18 μm CIS process for example*

- Quadruple well process, deep PWELL shields NWELL of PMOS: **full in-pixel CMOS**
- **Thick** ($\sim 20 \mu\text{m}$) and **high resistivity** ($\geq 1 \text{ k}\Omega\cdot\text{cm}$) **epitaxial layer**: more depletion
- *Thin gate oxide* ($< 4 \text{ nm}$): *robust to total ionizing dose*
- *6 metal layers: layout benefited*




- *Latest Mimosa series @ IPHC for STAR*
- *ALPIDE @ CERN for ALICE upgrade*

Part 1: Introduction and challenges of the vertex detector for CEPC

Technology options

SOI: LAPIS 0.2um process

- ▶ Fully depleted sensor
 - ▶ Full in-pixel CMOS
 - ▶ 5 Metal layers
 - ▶ High resistive substrate ($\geq 1 \text{ k}\Omega\cdot\text{cm}$).
 - ▶ Could be back thinned down to $75 \mu\text{m}$
- *SOFIST@KEK for ILC pre-R&D*



Part 1: Introduction and challenges of the vertex detector for CEPC

Challenges of the vertex detector for CEPC

- Efficient tagging of heavy quarks (b/c) and τ leptons

$$\sigma_{r\phi} = a \oplus \frac{b}{p(\text{GeV}) \sin^{3/2} \theta} (\mu\text{m})$$

a depends on single point resolution $\sigma_{\text{s.p.}}$ & on the lever arm

b depends on the distance between the innermost layer to IP and on the material budget

- to achieve **a=5** and **b=10** (B=3.5T):
 - Single point resolution near the IP: $\leq 3 \mu\text{m} \rightarrow$ high granularity
 - material budget: $\leq 0.15\% X_0/\text{layer} \rightarrow$ Low power dissipation, thinned, monolithic pixel sensor (50 μm thick, <50mV/cm²?)
 - pixel occupancy: $\leq 1\% \rightarrow$ High granularity & fast processing speed (<20 $\mu\text{s}/\text{frame}$?)
 - Radiation tolerance: $\sim 1 \text{ Mrad}/\text{y}$ (TID) and $\sim 10^{13} N_{\text{eq}}/\text{cm}^2/\text{y}$ (NIEL)

Part 1: Introduction and challenges of the vertex detector for CEPC


Challenges of the vertex detector for CEPC

Name	Structure	Pixel pitch (μm^2)	Integ.time (μs)	Power density (mW/cm^2)	Spatial resolution
MISTRAL (IPHC)	Column-level comparator, Rolling-shutter	22×33	30	200	$\approx 5\mu\text{m}$
ASTRAL (IPHC)	In-pixel comparator, Rolling-shutter	22×33	20	85	
ALPIDE (CERN, INFN, CCNU, YONSEI)	In-pixel comparator, Global-shutter	27×29	2	39	

Part 1: Introduction and challenges of the vertex detector for CEPC

Design goal: to reach $\sigma_{sp} < 3 \mu\text{m}$

Spatial resolution vs pitch obtained from Mimosa sensors *



How fine a pixel pitch needed, to obtain a $\sigma_{sp} < 3 \mu\text{m}$? +

- ① *Less than 40 μm with analogue output + 12 bits external ADC*
 - Power pulsing mode in ILC (SOFIST)
- ② *Less than 30 μm with 4 bits digital output*
 - Check MIMADC & Mimosa 31
- ③ *Less than 18 μm with one bit digital output*

*J. Baudot; *Fully depleted CMOS Pixel Sensors: developments and applications*; ANIMMA 2015, Lisbon, 20-24 April 2015.

+J. Baudot, "An ILD vertex detector with CMOS sensor –status report", in *Linear Collider Power Distribution and Pulsing workshop*, LAL Orsay, May 2011.


Outline

- ❖ Challenges of the vertex detector for CEPC
- ❖ High granularity Pixel sensor prototype:
 - ❑ **JadePix2** in CMOS technology
 - ❑ CPV in SOI technology
- ❖ Summary and outlooks


Part 2: High granularity Pixel sensor prototype

JadePix2 in CMOS technology

JadePix2: joint 0.18 μm CMOS process MPW submission with IPHC in May, 2017



Layout of JadePix2




Layout of a single pixel in JadePix2

- $3 \times 3.3 \text{ mm}^2$;
- 96×112 pixels with 8 sub-matrix
- Processing speed: $11.2 \mu\text{s}/\text{frame}$ for $80 \text{ ns}/\text{row}$;
- Output data speed: 160 MHz ;
- Power: $3.7 \mu\text{A}/\text{pixel}$;


Part 2: High granularity Pixel sensor prototype

JadePix2: in-pixel structure and operation timing


2 pixel versions were proposed in JadePix2:




Version 1: differential amplifier + latch



Version 2: two stage CS amplifiers + latch



Operation timing of pixel version 1




Operation timing of pixel version 2


Part 2: High granularity Pixel sensor prototype

JadePix2: sensing point

equivalent C on the sensing point:



For version 2 & diode surface = $4 \mu\text{m}^2$



*A carefully layout & AMP input transistor size was chosen

Table: some details for both of the 2 versions with different “Bias voltage” and “diode size”


	Diode size (μm^2)	Diode Bias (V)	Equivalent C, including AMP input transistors (fF)	Parasitic C (fF)	Total sensing point C (fF)	CVF on the sensing diode ($\mu\text{V}/e^-$)	CVF after 1 st AMP ($\mu\text{V}/e^-$)
Version 1	4	8	3.53 fF	0.786 fF	4.316 fF	37	303
Version 2	4	1	6.32 fF	0.670 fF	6.99 fF	22.9	187.3
		8	4.39 fF		5.06	31.7	250
	8	1	8.13 fF		8.80	18.2	143.8
		8	5.37 fF		6.04	26.5	209.4

“Best case”

Part 2: High granularity Pixel sensor prototype

JadePix2: performances of the in-pixel amplifiers

Version 1: first stage AMP transient noise (*sensing part was not included*)



Differential Amplifier Noise

simulation:

Input DC level: 600 mV


Biassing current: 3.7 μ A

Gain: 8.3

RMS noise: 1.962 mV

ENC: $\approx 7 e^-$ (for best case; highly relayed on the equivalent $C_{\text{sensing point}}$)

Version 2: first stage AMP transient noise (*sensing part was not included*)



Single-end CS Amplifier Noise simulation:

Input DC level: 520 mV

Gain: 8

RMS noise: 1.566 mV

ENC: 6.3 e- (for best case)

Part 2: High granularity Pixel sensor prototype

JadePix2: offsets of the in-pixel amplifiers




Figure 6: Monte Carlo Simulation of the pixel version2, first stage Amp. offset (process variation + mismatch): input point (left) and output (right).

offset in “best case”	RMS	ENC
AMP input side	379.3 μ V	12 e^-
AMP output side	5.028 mV	20 e^-


Simulation results show the offsets of the amplifiers are significant, thanks to the in-pixel offset cancellation stage, these offsets are cancelled in the in-pixel CDS process.

Part 2: High granularity Pixel sensor prototype


JadePix2: offset of the dynamic Latch

Offset caused by the dynamic Latch:

Monte Carlo Simulation of the dynamic Latch offset : process variation + mismatch



Rising edge





Falling edge

Latch offset in “best case”	RMS	ENC
Version 1	1.15 mV	$\approx 4 e^-$
Version 2		ignorable

Part 2: High granularity Pixel sensor prototype

JadePix2

Test of JadePix2 is still ongoing.....





Outline

- ❖ Challenges of the vertex detector for CEPC
- ❖ Specifications and design goal
- ❖ High granularity Pixel sensor prototype:
 - ❑ JadePix2 in CMOS technology
 - ❑ CPV in SOI technology
 - ❑ Design
 - ❑ Test results about: CVF, noise, single point resolution results...
- ❖ Summary and outlooks

Part 2: High granularity Pixel sensor prototype

CPV in SOI technology

SOI/CMOS technology: concerning granularity



SOI pixel technology potential advantages:

- ▶ Thicker sensitive layer: *simplify the electronic design*

- 2-3 times signal charges for Minimum Ionizing Particles (MIP) even after the sensor back thinning down to $\approx 50\mu\text{m}$

- ▶ More compact layout: *shrink the pixel size*


- PMOS & NMOS transistor could be closer (no NWELL PWELL used for transistors in SOI)

*Potentially high
granularity*


Part 2: High granularity Pixel sensor prototype

Design of CPV1

- First digital pixel of **16 μ m** pitch size
- CS voltage amplifier, gain ~ 10
- Inverter as discriminator
- Threshold charge injected to sensing node
- Pixel array: 64*32 (digital) + 64*32 (analog)
- Double-SOI process for shielding and radiation enhancement
- Submitted June, 2015




CPV1 prototype layout: **3 \times 3 mm²**



Pixel schematic of CPV1


CPV1 digital pixel layout




Part 2: High granularity Pixel sensor prototype

Design of CPV2

- Protection diode added
 - Enable full depletion on sensor
- In-pixel CDS stage inserted
 - improved RTC and FPN noise
 - replaced the charge injection threshold
- Sensor thickness was thinned to 75 μm
- Submitted June, 2016



CPV2 digital pixel layout





Pixel schematic of CPV2

Part 2: High granularity Pixel sensor prototype

CPV2 test: fully depleted

▶ ^{55}Fe signal Efficiency versus bias voltage

- x-ray illuminates the sensor from backside
- plateau reached @ $V_{\text{bias}} = -40\text{V}$
- An evidence of fully-depleted sensor



partly depleted



fully depleted

Part 2: High granularity Pixel sensor prototype

CPV2 test: CVF calibration

▶ Charge voltage factor (CVF)

- ^{55}Fe 5.9KeV X-ray @ $1640e^-$
- SF gain measured 0.87
- Most probable signal amplitude around 180ADC in single pixel mode
- A peak at 360ADC in 3×3 pixel cluster mode
- CVF: $123.3\mu\text{V}/e^-$ @source follower input






Part 2: High granularity Pixel sensor prototype

CPV2 test: Noise performances

► Temporal noise and FPN

- S-curve measured on full pixel array
- TN: $\sim 6e^{-}$
- FPN: $\sim 114e^{-}$; need to be improved.



Full array S-Curve



Part 2: High granularity Pixel sensor prototype

CPV2 single point resolution measurement: experiment setup

- ▶ 1064nm laser beam
 - optical lens to focus laser
- ▶ 3-dimensional stepping motor
 - accuracy: $0.1\mu\text{m}$
- ▶ Thinning chip
 - wire-bonding on sub-board
 - illuminate from backside (no aluminum)



Part 2: High granularity Pixel sensor prototype


CPV2 single point resolution measurement: laser beam

▶ Timing



- Triggered by the frame start signal
- Synchronized with rolling shutter readout

▶ Focusing with analog pixel as a monitor

- Achieve the smallest beam cluster
- Calibrate the equivalent electron number of laser energy



before focusing






after focusing

Part 2: High granularity Pixel sensor prototype



CPV2 single point resolution measurement: laser scan

- Scan two adjacent digital pixels

- Step size of $1\mu\text{m}$
- Threshold is fixed (no noise hits)





Normalized response
= number of hit/number
of pulse





Part 2: High granularity Pixel sensor prototype

CPV2 single point resolution laser measurement results

- ▶ Actual position decided by motor
- ▶ Responding position reconstructed by Center of Gravity




residual of position measurement



Part 2: High granularity Pixel sensor prototype

CPV2 single point resolution laser measurement results

- ▶ Spatial resolution versus signal level
 - Get the best resolution of $2.3\mu\text{m}$ at $\sim 3000e^-$ signal level



Summary and outlooks

Some features of The two prototype compares with ASTRAL and ALPIDE:

	ASTRAL	ALPIDE	JadePix2	CPV2
Process technology		0.18 μm CMOS		0.2 μm SOI
Readout strategy	Rolling shutter	asynchronous		Rolling shutter
Readout time	20 μs	<2 μs	100ns/row 80ns/row	or 50ns/row
Power	85 mW/cm ²	39 mW/cm ²		
Pixel size	22 \times 33 μm^2	27 \times 29 μm^2	22 \times 22 μm^2	16 \times 16 μm^2
Spatial resolution		\approx 5 μm	Not tested yet	Possibly < 3 μm
Total signal for MIP		\approx 1600 e ⁻ (\approx 20 μm epi-layer)		\approx 4000 e ⁻ (back thinning to 50 μm , fully depleted)

- Demonstrated that a single point resolution <3 μm is possible with the method of integrating 1-bit digitization in each pixel
- Perform the test of JadePix2
- Optimize the performances in the following prototypes
- Characterize more features by beam test: Fake hit rate, detection efficiency, radiation tolerance....

Acknowledgment:

The study of JadePix2 was supported by the National Key Program for S&T Research and Development (2016YFA0400400) and the National Natural Science Foundation of China (11605217);

The study of CPV was supported by the National Natural Science Foundation of China (11575220) and the CAS Center for Excellence in Particle Physics (CCEPP).

Thanks for your attention!

