

G.-F. Dalla Betta





WP1: Design and test of 3D Si sensors for fast timing

Gian-Franco Dalla Betta DII - University of Trento and TIFPA INFN



Kickoff Meeting TIMESPOT Cagliari December 1, 2017



- Introduction to 3D Si sensors
 - Technology
 - Intrinsic features
- Where are we now ?
- How to address timing issues ?
- Workplan for 2018



- Introduction to 3D Si sensors
 - Technology
 - Intrinsic features
- Where are we now ?
- How to address timing issues ?
- Workplan for 2018





- Alternating etch cycles (SF₆) and passivation cycles (C₄F₈)
- High aspect ratio (>20:1 or better for trenches) and good uniformity









- Do not use support wafer \rightarrow reduced process complexity
- Back-side accessible → Easier assembly within a detector system
- Active edge not feasible → Slim edge



Inter-electrode spacing [µm]

Calculations from C. Da Via, NIMA 603 (2009) 319







G.-F. Dalla Betta



di Trento

Poly-Si electrode inefficiency

Cagliari, 01/12/2017

J. Hasi, PhD thesis, Brunel, 2004

Electrode response using 12 keV X-ray beam (ALS at LBNL), beam size $\sim 2\mu m$





- Introduction to 3D Si sensors
 - Technology
 - Intrinsic features
- Where are we now ?
- How to address timing issues ?
- Workplan for 2018



3D technology at FBK

13



G.-E. Dalla Betta



Cagliari, 01/12/2017

- Very impressive progress made in the past few years for small pitch 3D sensors oriented to HL-LHC
- Back to single-sided process with back-side bias
- Flexibility in the choice of active thickness and inter-electrode distance
- High breakdown voltage can be achieved also before irradiation, allowing for large V_{bias} range (in good agreement with TCAD simulations)



Project INFN-FBK "RD FASE2"







- Low threshold (1000 e⁻) operation feasible
- At 130 V high efficiency (~97%) at all fluences, close to the geometrical limit for un-tilted particles
- The average efficiency saturates at ~97 % below 100 V bias
- The collected charge is uniform within the pixel

Sim. P col. N col. P ad



- Introduction to 3D Si sensors
 - Technology
 - Intrinsic features
- Where are we now ?
- How to address timing issues ?
- Workplan for 2018



- 1. 3D lateral cell size can be smaller than wafer thickness, so
- 2. in 3D, field lines end on electrodes of larger area, so
- 3. most of the signal is induced when the charge is close to the electrode, where the electrode solid angle is large, so planar signals are spread out in time as the charge arrives, and
- 4. Landau fluctuations along track arrive sequentially and may cause secondary peaks

- 1. shorter collection distance
- 2. higher average fields for any given maximum field (price: larger electrode capacitance)
- 3. 3D signals are concentrated in time as the track arrives
- 4. Landau fluctuations (delta ray ionization) arrive nearly simultaneously



G.-F. Dalla Betta

18



Timing with 3D

S. Parker et al. IEEE TNS 58(2) (2011) 404

So far tested with hex-cell 3D's (L=50µm) & fast current amplifier





Cagliari, 01/12/2017



Schematic diagram of multiple plane arrangement in an active-edge 3D trench-electrode detector. Other offsets ($\frac{1}{3}$, $\frac{2}{3}$, 0, $\frac{1}{3}$, $\frac{2}{3}$...etc.) may also be used.

Fabrication complexity

Capacitance



G.-F. Dalla Betta



20

di Trento

Trench-electrode pixels at BNL-CNM



- Designed and simulated by BNL and Stony Brook University
- 1st batch fabricated at CNM Barcelona in 2013
- High leakage currents
- Charge collection tests performed on large pixels only
- 2nd batch announced in 2014 …

A. Montalbano et. al. NIMA 765 (2014), 23







- Trench doped via BBr₃ gas source
- Etching rate depends on area !

Project INFN-FBK "RD FASE2"



(yielding metal pad 20 μ m)



```
4+4+5+4+4
```





G.-E. Dalla Betta





Mask aligner vs stepper

- Mask Aligner
- One single shot per wafer
- Minimum feature size and mask alignments of about 4um
- Proximity \rightarrow defects ...
- Max area = all the wafer

- Stepper
- Step and repeat (auto focus at every shot) n- shots per wafer
- Minimum feature size 350nm and alignment at 80nm
- Projection = Low defect level •
- Max exposure area : Square ~2x2 cm² •

Wide varietes of structures possible Lower geometrical accuracy

Only one block of 2x2cm2 possible, repeated n times on wafer High geometrical accuracy

So far all 3D productions at FBK used mask aligner, but two batches with stepper are planned for 2018.

27



- Introduction to 3D Si sensors
 - Technology
 - Intrinsic features
- Where are we now ?
- How to address timing issues ?
- Workplan for 2018

di Trento



Cagliari, 01/12/2017

Workplan for 2018

1. Technological tests at FBK

G.-E. Dalla Betta

- 2. Simulation and design of trench-electrode pixels
 - TCAD + Geant 4: Trento, Cagliari, Ferrara ? Others ?
 - Impact on timing via front-end: Torino, others ?
 - Choice of substrate thickness and wafer purchase (in due time)
 - <u>Milestone M1</u>: submission of first wafer layout to FBK by Month 6
- 3. Fabrication of first prototypes at FBK (months 7-11)
- 4. Preparation of experimental setups (all groups involved)
- 5. Start with testing by the end of 2018
 - Electrical tests (I-V, C-V): Trento, Cagliari, Padova ? Others ?
 - Functional tests: Trento, Cagliari, Torino, Padova
 - <u>Deliverable D4</u>: characterization of 1st prototypes by February 2019





Tests on existing samples ?

 FBK has just completed the fabrication of a new 3D pixel batch within the INFN-FBK Phase2 R&D

25

- We had designed hexagonal-cell test structures (diodes) and "pseudo-pixels" compatible with NA62 ROC (pixel clusters using all bumps – L = 30, 40, and 50 μm, and empty regions for geometrical matching)
- Very good electrical characteristics
- We could test their time response with:
 - Fast commercial single-channel amplifiers
 - NA62 assemblies

G.-E. Dalla Betta







G.-F. Dalla Betta



di Trento

NA62 pixel total I-V curves





G.-F. Dalla Betta

Cagliari, 01/12/2017



Back-Up Slide

From Manuel Rolo (Torino)

"Siamo arrivati alla conclusione che il modo migliore di affrontare il problema presuppone che le simulazioni vengano fatte, in una prima fase, con un modello ideale di VFE+CFD.In questo modo, si possono isolare più facilmente i parametri legati alla forma del segnale prodotto dal sensore che contribuiscono alla performance in tempo.

In questa prima fase, quindi, l'analisi (C o C++) non è vincolata ad una architettura specifica del CFD. Successivamente, possiamo implementare modelli comportamentali di architetture possibili per fare una scelta della tipologia più adatta per il CFD. A questo punto, le simulazioni di risoluzione temporale possono essere fatte con routine Ocean su Cadence."