



### **RD09**

### The ALICE Pixel Trigger System

*Gianluca AGLIERI RINELLA CERN European Organization for Nuclear Research* 

On behalf of the ALICE Silicon Pixel Detector Team

RD09 - gianluca.aglieri.rinella@cern.ch



# ALICE Silicon Pixel Detector FastOR circuit

The Pixel Trigger System
 Requirements
 Implementation

Commissioning and operating experience

# **ALICE Silicon Pixel Detector**



# FastOR signals



Front end chip provides prompt FastOR
Active if at least one pixel in the chip is hit
Transmitted every 100 ns
10 FastOR bits transmitted on each readout fiber
120 fibers \* 10 \* 10 MHz = 12 Gb/s

30/09/2009

RD09 - gianluca.aglieri.rinella@cern.ch

# Front end pixel circuit



#### Dedicated FastOR circuitry follows synchronizer

Two data streams
 High resolution pixel detector
 Low latency PAD detector
 1200 pads of 13x14 mm<sup>2</sup>

30/09/2009

RD09 - gianluca.aglieri.rinella@cern.ch

### ALICE first level trigger with pixels

Pre-process low latency Fast-OR and generate primitives for the Level 0 trigger decision

- Proton-proton
  - Minimum bias
  - High multiplicity trigger
  - Topological trigger (jets)
- Heavy ions
  - Selection of impact parameter

Algorithms
 Boolean functions of 1200 bits
 Look up tables
 Occupancy (multiplicity)



- Extract and synchronize 1200 FastOR bits every 100 ns
- Process algorithm
  - User defined and programmable
- Transmit result
  - Overall latency 850 ns
  - Bottleneck is deserialization
- Independent from the data readout electronics
- Space constraint (one 9U crate)

# **Receiver board - OPTIN**

#### 12 Channels

- Custom Parallel Optical Receiver Module
- 12 G-Link deserializer ASICs closely packed
- FPGA (60k logic cells)



# **OPTIN board channels**



FastOR extraction, masking, time alignment
Data quality checks: counters and histograms

# **Processing board - BRAIN**



# Pixel Trigger System crate



# Data path Bit Error Rate Tests

Full Fast OR data path Bit Error Rate test

- 12 channels in parallel, pseudo random data
- Optical power: -18.5 dBm, 0.5 dBm margin



	Duration	$N_{bits}$	Errors	BER (99% c. l.)
Typical	1.5 hrs	5.7·10 <sup>12</sup>	0	< 8.1.10-13
Max	17.8 hrs	7.7·10 <sup>13</sup>	0	< 6.10-14

# Pixel Trigger System control

#### Custom control interface

- ALICE Detector Data Link
- Inter board parallel bus
- Reliability
  - Transaction acknowledgement
  - Parity checking



Read/write test of pseudo random data blocks

- Typical duration: 15 mins, ~6\*10<sup>8</sup> bits exchanged, 0 errors
- Longest: 12 hrs, ~3\*10<sup>10</sup> bits, 0 errors

Time Projection
Chamber

Inner Tracking System Silicon Strip detector Silicon Drift detector Silicon Pixel Detector

C

Trigger

xel

# Installation in ALICE experiment



## Algorithms available (now)

1	Minimum Bias	(I+O)≥th <sub>IO,mb</sub> and I≥th <sub>I,mb</sub> and O≥th <sub>O,mb</sub>
2	High Multiplicity 1	I≥th <sub>I,hm1</sub> and O≥th <sub>O,hm1</sub>
3	High Multiplicity 2	I≥th <sub>I,hm2</sub> and O≥th <sub>O,hm2</sub>
4	High Multiplicity 3	I≥th <sub>I,hm3</sub> and O≥th <sub>O,hm3</sub>
5	High Multiplicity 4	$I \ge th_{I,hm4} and O \ge th_{O,hm4}$
6	Past Future Prot	$(I+O) \ge th_{IO,pfp} and I \ge th_{I,pfp} and O \ge th_{O,pfp}$
7	Background(0)	$I \ge O+ offset_I$
8	Background(1)	$O \ge I + offset_o$
9	Background(2)	$(I+O) \ge th_{(I+O),bnd}$
10	Cosmic	Selectable coincidence

### FastOR circuit calibration

 FastOR circuit requires tuning of 5 DACs for correct operation (on each chip)

- Maximize sensitivity
- Minimize noise

Developed experience

Large parameter space

Automatic calibration procedure in place

- Scans of DAC values
- Measurement of signal rates
- Coordinated operation of the SPD Readout, Control and Pixel Trigger systems



RD09 - gianluca.aglieri.rinella@cern.ch

### Cosmic radiation in the cavern

- Pixel Trigger extensively used during ALICE commissioning with cosmic data
  - SPD only
  - Inner Tracking (SPD+SSD+SDD)
  - ITS, TPC, TOF, ECAL
- Alignment data
   10<sup>5</sup> events > 3 SPD clusters
  - Showers



### Cosmic data

#### High efficiency

- / Rate 0.18 Hz
  - In agreement with the muon flux measured in the cavern and with Monte Carlo

#### Very high purity

 99.5% of events with at least two clusters on the outer layer, as demanded by the coincidence



### LHC beam injection tests

August 2008: ALICE SPD was recording data self-triggering via the Pixel Trigger System

The first "LHC related particles" were detected



### **Beam events**





# Events from LHC circulating beam 11<sup>th</sup> September 2009

### Some lessons learned

- Self triggering functionality of Pixel FE chips proves extremely useful
  - Testing and commissioning
  - System
  - Experiment advanced trigger logic

Different circuit solutions possible
 Binary, digital, analog, charge threshold...

Large bandwidth real time processing on FPGAs
 Location of processing electronics
 System implications: trigger latency

30/09/2009

### Summary

- The ALICE Pixel Trigger system allows to include the prompt FastOR outputs of the Silicon Pixel Detector in the Level 0 trigger decision
  - ALICE is the only LHC experiment including the vertex detector in the first trigger decision from startup

#### The Pixel Trigger system

- Installed and operational
- Board level and system level challenging requirements
- Highly compact solution including original developments
- Commissioning and operation experience



- G. Aglieri Rinella et al., "The Level 0 Pixel Trigger system for the ALICE experiment", Journal of Instrumentation JINST 2P01007 and Proceedings of the 12<sup>th</sup> Workshop on Electronics for LHC and Future Experiments, LECC06, September 2006, Valencia, Spain
- A. Kluge et al., "The ALICE Silicon Pixel Detector", Nuclear Instruments and Methods A, Volume 582, Issue 3, 1 December 2007, Pages 728-732
- ALICE collaboration, "ALICE physics Performance Report", CERN-LHCC-2003-049, J. Phys., G30 (2004) 1517-1763
- J. Conrad et al., "Minimum Bias Triggers in Proton-Proton collisions with the VZERO and Silicon Pixel Detectors", ALICE Internal note, ALICE-INT-2005-025, 19/10/2005