

CHIR2 CMOS HW R&D

Sensor information and HW Development status

Stato CMOS – Rome, 07 September 2017 INFN Sezione di Roma & Sapienza

Background



Fig. 1: CHIR2 Probe Read-out and Control System Overview

- The first system model had FPGA an on board (3x3/5x5mm package)
- The main motivation of this choice was the requirements of a *limited number of cables* (NO I2C-Bus, single SERDES ch.)
- Choosing the USB for data exchange requires either glue logic to interface with sensor or a DSP for payload reduction



Fig. 2: CHIR2 Probe, Top-Level Architecture Block scheme

In order to reduce as much as possible the dimension we decided to use the small package (3x3mm, less fabric) and try to implement glue logic



CHIR2 CMOS HW R&D

Paolo Fresch

Background



01/09/2016

- Main disadvantages of such implementation:

- 1. a lot of effort required to adapt and test the ULPI interface (core from opencores.org)
- 2. small form factor of the CMOS sensor, small active area, slow response (NEW!!)

A greater sensor package relaxes the size requirements Relaxing as well the cable requirements (NO USB) make the development easier...

CHIR2 CMOS HW R&D

Sezione di Roma

Fig. 4: FPGA MAX 10 Internal Architecture

CMOS Sensor Candidates

We assume to use a sensor from ON Semiconductor (ex Aptina, ex Micron) probably from series MT9M/V xyz in ODCSPxy package



This package should have a small protective film (we talked with ON Semi. Italia application engineer) in fact both the -114 and the -115 have the same thickness :

Table 32. PACKAGE DIMENSIONS

		Nominal	Min	Max	Nominal	Min	Max
Parameter	Symbol	N	Aillimeters				
Cavity height (Glass to Pixel Distance)	C4	0.041	0.037	0.045	0.002	0.001	0.002
Glass Thickness	C3	0.400	0.390	0.410	0.016	0.015	0.016

At the moment the candidate is the MT9M114 it has a greater optical format (1/6-inch) and the same pixel size of the -115 (same pix-to-pix cross talking expected)

It has 1.26Mp resolution (higher data bandwidth on MIPI)

ON Semi. app. ing. suggest to migrate to a new series, the AR0261 but we are stuck with NDA documents...

Color Filler Array	NOB bayer	Table 1. KET P	ANAMETENS				
Shutter	Electronic Rolling Shutter (ERS)	Pa	rameter		Value		
Input Clock Range	6-54 MHz	Optical Format	[1/13-inch			
Output MIPI Data Rate Maximum	768 Mb/s	Autor Divela					
Max. Frame Rate	30 fps Full Res 36.7 fps 720p 75 fps VGA 120 fps QVGA (Note 2)	Active Pixels		048 x 488 = (648 x 488 = 0.3 Mp (VGA)		
		Pixel Size		1.75 μm			
		Color Filter Array		RGB Bayer	RGB Bayer		
Responsivity	2.24 V/Lux-sec (550 nm)	Shutter Type		Electronic Ro	Electronic Rolling Shutter (ERS)		
SNRMAX	37 dB	Input Clock Range		4-44 MHz	4-44 MHz		
Dynamic Range	70.8 dB	Output Clock	Parallel	22 MHz	22 MHz		
Supply Voltage Jointal 1.7–195 V Digital 1.7–195 V 2.5–3.1 V I/O 1.7–195 V or 2.5–3.1 V 2.5–3.1 V PLL 2.5–3.1 V 1.7–195 V PHY 1.7–195 V 1.7–195 V	1.7-1.95 V	Maximum	MIPI	176 Mbps			
		Parallel	8 bit				
	2.5-3.1 V 1.7-1.95 V	Output	MIPI	8 bit, 10 bit			
Power Consumption	135 mW (Note 1)	Frame Rate, Full Resolution		30 fps	30 fps		
Operating Temperature Range -30°C to 70°C		Responsivity	1.88 V/lux*se	1.88 V/lux*sec			
(Ambient) - T _A		SNR _{MAX} (Tempo	ral)	34.1 dB	34.1 dB		
Chief Ray Angle	27.7°	Dunamia Panaa	Dunemia Banga		64 dB		
Active Imager Size	2.46 mm (H) × 1.85 mm (V), 3.08 mm Diagonal	Dynamic Hange	•	04 08			
Package Options	Bare Die, CSP	1					

Parameter

Optical Format

Active Pixels

Pixel Size

Istituto Nazionale di Fisica Nucleare

Sezione di Roma

CHIR2 CMOS HW R&D

System Architecture Overview



Running back-end SW (and the GUI)

- It can be based either on uC or SoC (uC+FPGA)
- it is meant to execute the algorithm of "hit" detection as fast as possible
- it must also interface the MIPI with USB
- it must also configure the CMOS sensor via I2C-Bus

EZ-USB® CX3 Programmable MIPI CSI-2 to USB 3.0 Camera Controller

USR



ADD USB 3.0 CONNECTIVITY TO IMAGE SENSORS WITH MIPI CSI-2 INTERFACE The MIPI of the MT9 is the CSI-2 version:

CMOS

proprietary protocol

+ I2C-Bus

DSP

D-PHY based on Sub-LVDS

The CX3 has also the I2C-Bus to control the sensor.

WE NEED A MEDIA SUPPORT...



CHIR2 CMOS HW R&D

I by allotting 16 pin ing 20 Gbps.

CSI-2 protocol contains transport and application layers, and natively supports D-PHY & C-PHY

18 pin Forwarded Sync Clock Soc Fixed Configurations Supported

25 66

Applications Transport

25 G

5

D-РНY

Istituto Nazionale di Fisica Nucleare

Sezione di Roma

MIPI Media Support (HDMI fusion)

The MIPI interface is meant to be a means for controlling a sensor **placed on the same board** (the media is made of PCB traces and eventually connectors):





There are some specific flat cables used with MIPI channels, but **they do not fit our application** (they are meant to be used for test):



I did not find any better solution than adapting a commercial standard media support to our purpose:



- dedicated I2C-Bus wires and control pin (3 + sens reset)
- up to 3 diff. data lanes and 1 diff. clock (> 1Gbps per ch.)
- dedicated power pin (+5V, max 50mA but carries more...)
- micro connector size (Type-D)



Cypress CX3 EVB

Cypress[®] offers an EVB designed by Denbola[®] which host the CX3:



But it is meant to be connected with a sensor board using a MIPI connector (not standard, it use a SAMTEC QFS) :



Denebola - Cypress EZ-USB® CX3 Development Kit

PRO:

- commercially available DSP (~250\$)
- a lot of code examples
- ARM A9 fully available
- maybe it's fast enough for our algorithm
- CX3 is in a 9x9mm package...

The idea is to develop:

- 1. a sensor holder and a small dummy adapter between HDMI and the SAMTEC QFS (HW)
- 2. the backend SW and the ARM A9 firmware (SW)

CHIR2 CMOS HW R&D

SMASH Rev01

Small MT9- Adaptable Stand-alone Holder (SMASH):

- with small changes can host any of the MT9-Serie sensors (probably also the AR-Serie)
- provide power and clock to the sensor
- it has a HDMI Type-D connector (micro HDMI, removed in REV02)



- The schematics of REV01 are ready
- They provide also debug facilities (removed in REV02)
- We are waiting for the documentation from ON Semi. (NDA stuck) to complete the brd

CHIR2 CMOS HW R&D

Istituto Nazionale di Fisica Nucleare

Sezione di Roma

INFN

01/09/2016

Paolo Fresch

HDMI to MIPI dummy board

uHDMI-to-MIPI REV01:



- just changing J2 you can use another DSP (*)
- The schematics of REV01 are ready
- We are waiting for the LabE (INFN) to develop the HDMI type-D lib

Istituto Nazionale di Fisica Nucleare

CHIR2 CMOS HW R&D

Sezione di Roma

Summary





Sezione di Roma

INFN

CHIR2 CMOS HW R&D

10

01/09/2016