

# Readout Architecture without MacroPixel: first simulation results

04/04/2009

Giulia Casarosa, Fabio Morsani,  
Eugenio Paoloni, Giuliana Rizzo

# outline

- motivations and general features
- pixel
- readout architectures
  - ARCH\_V0
  - ARCH\_V2
- simulation
  - hit generation
  - output & debugging tools
- results

# Proposal for an alternative readout for Vertical Scale Integration: why?

- MP arrangement has been adopted to reduce at minimum in-pixel logic (competitive NWEELL) and the digital switching lines running above pixel columns but it increases the local routing congestion: switching digital lines are most local to MP
- **3 reasons to eliminate the MP:**
  - With MP the routing of private lines (FastOR, Latch Enable) scales with matrix column dimension
  - Inefficiency due to dead time (MP freezed) depends on MP dimensions
  - The proposed readout without MP is more efficient: at each  $T_{RDclock}$  only data from a column fired are sent to the readout.
- We are looking forward bigger matrix and we are realizing the MP approach is an obstacle instead of an help
- We need any matrix readout speed increase expecially if it carries some readout logic simplification

# general features


- no macropixel nor extra dead time associated with its freezing
- pixel level TS
  - TS at hit generation time (vs BCO time)
- per column readout
- pixel level masking

# pixel - features

- no macropixels
  - freezing is only at pixel level
- reset
  - done when the column is read
- Time Stamp
  - latched locally into each pixel at hit occurrence
  - not related to the BCO clock
- masking
  - pixel basic logic is disabled

structural VHDL

# pixel - architecture




Alternative Readout

F.Morsani 20122008

HIT OR OUT<sup>6</sup>

# readout - ARCH\_v0




# readout - features


- readout manager (rdClk\_in):
  - @ rising edge(clk): if readout is ready (if it's possible to receive new data), columns having their HIT OR = 1 are enabled for reading setting COL READ ENA = 1
- sparsifier & buffer (rdClk\_in):
  - every pixel of the enabled column put on the output of the matrix DataValid (0 or 1) & TS
  - the sparsifier knows when data from a new column are coming
  - when the buffer has finished writing data of the column, enable the jump to the next column
- output (rdClk\_ext):
  - @ rising edge(clk): buffer send the bits relative to one hit outside.




# example – ARCH\_V0



# readout - ARCH\_v2



# example – ARCH\_V2




# the simulation (1)

- set of the parameters used for simulations:
  - Time Stamp (8 bits) period = 10 ns **NOT correlated to readout efficiency**
  - rdClk\_in period = 10 ns (→ 100 MHz)
  - rdClk\_out period = 10 ns (→ 100 MHz)
  - n\_rows = 256
  - n\_columns = 320
  - matrix pitch = 40 x 40  $\mu\text{m}^2$
- ....not only, we'll show results on readout where we changed:
  - architecture (V0 – V2)
  - rdClk\_out 100 MHz or 75 MHz
  - n\_rows x n\_columns = 256x320; 256x160; 128x160 (see next slide)
- Rate = 100 MHz/cm<sup>2</sup> (also 150 and 200 MHz/cm<sup>2</sup>)

# geometries simulated


**256 x 160**

if ARCH\_V2



**128 x 160**

if ARCH\_V2



# the generation

- language used VHDL
  - pixel architecture is structural, readout is purely behavioral
  - clock periods, n\_rows, n\_columns, rate are customizable
- generate a hit in a random pixel of the matrix after a  $\Delta t$  which has a exponential lifetime distribution
  - $row = u * (n\_rows-1)$  where  $u \sim U(0,1)$
  - $col = u * (n\_columns-1)$  where  $u \sim U(0,1)$
  - $\Delta t = - (1/\mu) * \ln(u)$  where  $u \sim U(0,1)$  and  $\mu =$  integrated rate
- every hit has a unique ID useful for debugging and other studies
- informations from the simulation: some files are produced (see next slide)

# output files for debugging & studies

- **MC\_truth.dat**

#	ID	row	col	pix	post	Ttrue	runCol	prevCol
0	41	4	4	0	1	20.879452 ns	-1	-2147483648
1	61	43	43	0	1	46.731374 ns	-1	4
2	26	40	40	0	1	54.435123 ns	-1	4

- “pix” and “post” = LATCHED HIT signal before and after the hit
- “runCol” = column enabled @ Ttrue, -1 if no column is enabled
- “prevCol” = last column enabled

- **results.dat**

#	ID	row	col	TS	Tusc	Mem occup
0	41	4	4	2	3	1
2	26	40	40	5	6	1

- “Tusc” = # rdClk\_ext when hit is sent outside buffer
- “Mem occup” = # events stored in the buffer

- **sparsifier.dat (rdClk\_in)**

# rdClk\_in & {row, ID, TS} of the hits present on the sparsifier




```
clock 9
row = 26 ID = 2 TS = 00000101
-----
clock 10
```

- **[ buffer.dat (rdClk\_in)**

- all the content of the buffer ]

# control checks

thanks to unique ID



**CHECK that  
row, column & TS  
MATCH  
the GENERATED ones**




# some useful quantities

- $\Delta t$  = time the hit needs to get out from the readout
- $m = \langle \# \text{ hit / col} \rangle_{t_{\text{clk}}} = \text{mean number of hit on a column}$
- $t_{\text{LOOP}}$  = time to complete the matrix readout loop
- $\varepsilon = \text{efficiency} = N_{\text{out}}/N_{\text{in}}$


the readout **inefficiency**  
is due only to pixel  
which are hit when already hit

$$1 - \varepsilon \sim \frac{t_{\text{LOOP}} / 2}{\left( \frac{n_{\text{rows}} \times n_{\text{columns}}}{\text{rate}} \right)}$$

time between a hit and  
another on the same pixel




# generation of hits



stop generation

**256 x 320**  
rate = **100 MHz/cm<sup>2</sup>**  
(132 MHz)  
**ARCH\_V0 (100 MHz)**




stop generation

**256 x 320**  
rate = **100 MHz/cm<sup>2</sup>**  
(132 MHz)  
**ARCH\_V2 (100 MHz)**


# timing – some distributions

distribution of the time the info needs to get out from the readout



h_deltaT	
Entries	4890
Mean	193.7
RMS	187.6

distribution of the time to complete the matrix readout loop




h_time	
Entries	705
Mean	212.8
RMS	197.7


**128 x 160**  
rate = **100 MHz/cm<sup>2</sup>**  
(33 MHz)  
**ARCH\_V2 (75 MHz)**

# timing – some distributions

distribution of the time the info needs to get out from the readout



distribution of the time to complete the matrix readout loop



**$\Delta t$  distribution**  
time the hit  
needs to get out  
from the readout

**256 x 160**  
rate = **100 MHz/cm<sup>2</sup>**  
(66 MHz)  
**ARCH\_V2 (75 MHz)**

**$t_{\text{LOOP}}$  distribution**  
time to complete  
the matrix readout  
loop

PRELIMINARY

# results of simulations

RATE  
100 MHz/cm<sup>2</sup>

	ARCH_V0 @ 100 MHz	ARCH_V2 @ 100 MHz	ARCH_V2 @ 75 MHz
<b>256 x 320</b> (132 MHz)	<del><math>\epsilon = 97.82\%</math> <math>m = 6</math> <math>\Delta t = 27 \mu s</math></del>	$\epsilon = 98.10\%$ $m = 3.6$ $\Delta t = 13 \mu s$	$\epsilon = 98.10\%$ $m = 3.6$ $\Delta t = 13 \mu s$
<b>256 x 160</b> (66 MHz)	$\epsilon = 99.22\%$ $m = 1.6$ $\Delta t = 4.2 \mu s$	$\epsilon = 99.54\%$ $m = 2$ $\Delta t = 2.8 \mu s$	$\epsilon = 99.54\%$ $m = 1.8$ $\Delta t = 2.8 \mu s$
<b>128 x 160</b> (33 MHz)	$\epsilon = 99.94\%$ $m = 0.5$ $\Delta t = 209 ns$	$\epsilon = 99.94\%$ $m = 1.5$ $\Delta t = 188 ns$	$\epsilon = 99.94\%$ $m = 1.5$ $\Delta t = 193 ns$

barrell out operates @ rate:

considering  
the matrix  
**256 x 320**

100 M hit/s

200 M hit/s

150 M hit/s

200 M hit/s

400 M hit/s

300 M hit/s

400 M hit/s

800 M hit/s

600 M hit/s

PRELIMINARY

# results of simulations

RATE  
150 MHz/cm<sup>2</sup>

	ARCH_V0 @ 100 MHz	ARCH_V2 @ 100 MHz
<b>256 x 320</b> (196 MHz)		<del><math>\epsilon = 95.00\%</math> <math>m = 2.6</math> <math>\Delta t = 27 \mu s</math></del>
<b>256 x 160</b> (98 MHz)	$\epsilon = 97.19\%$ $m = 3$ $\Delta t = 13 \mu s$	$\epsilon = 99.00\%$ $m = 2$ $\Delta t = 4.4 \mu s$
<b>128 x 160</b> (49 MHz)	$\epsilon = 99.50\%$ $m = 0.8$ $\Delta t = 2.3 \mu s$	

considering  
the matrix  
**256 x 320**

**barrell out operates @ rate:**

100 M hit/s

200 M hit/s

200 M hit/s

400 M hit/s

400 M hit/s

800 M hit/s

PRELIMINARY

# results of simulations

RATE  
200 MHz/cm<sup>2</sup>

	ARCH_V0 @ 100 MHz	ARCH_V2 @ 100 MHz
<b>256 x 160</b> (132 MHz)		$\epsilon = 97.90\%$ $m = 2.8$ $\Delta t = 6.9 \mu s$
<b>128 x 160</b> (66 MHz)	$\epsilon = 98.70\%$ $m = 1.8$ $\Delta t = 4.2 \mu s$	$\epsilon = 99.19\%$ $m = 1.2$ $\Delta t = 2.7 \mu s$

considering  
the matrix  
**256 x 320**

**barrell out operates @ rate:**

200 M hit/s

400 M hit/s

400 M hit/s

800 M hit/s

# BACKUP



# readout - ARCH\_V2

