



# CHIPIX65

Web-site: <http://chipix65.to.infn.it>

## CALL Project CSN5 approved in October 2013

Development of an innovative **CHIP** for a **PIXel** detector, using a CMOS **65nm** technology for the first time in HEP community, for experiments with extreme particle rates and radiation at future High Energy Physics colliders.


**Principal Investigator** : Natale Demaria - INFN/Torino

### Institutes:

**Bari, Lecce, Milano, Padova, Pavia, Perugia, Pisa, Torino**

Funding members of RD53 Collaboration

**People** (~40 of which 50% ASIC designers; 12.4 FTE): (Torino: 9 people; 3.4 FTE)



### Work Packages:

- |                            |  |
|----------------------------|--|
| <b>Radiation Hardness</b>  | – A.Paccagnella (Padova)                       |
| <b>Digital Electronics</b> | – R.Beccherle (Pisa)                           |
| <b>Analog Electronics</b>  | - A.Rivetti (Torino)                           |
| <b>Chip Integration</b>    | - V.Re (Pavia/Bergamo),<br>V.Liberali (Milano) |

### Papers / talks / thesis

- 33 talks at International conferences
- 3 degree theses, 5 PhD thesis
- 30 papers on international journals



# CHIPIX65: groups and people

- **TORINO**

N.Demaria, E.Monteil, L.Pacher, A.Paterno', R. Wheadon, S.Panati, G.Dellacasa,  
G.Mazza, A.Rivetti, M.D.Da Rocha Rolo

- **BARI**

F.Ciciriello, F.Corsi, C.Marzocca, G.De Robertis, F.Loddo, C.Tamma

- **PADOVA**

M.Bagatin, D.Bisello, S.Gerardin, S.Mattiazzo, L.Ding, P.Giubilato, A.Paccagnella

- **BERGAMO / PAVIA**

F.De Canio, L.Gaioni, M.Manghisoni, V.Re, G.Traversi, E.Riceputi, L.Ratti,  
C.Vacchi

- **PISA**

R.Beccherle, G.Magazzu, M.Minuti, F.Morsani, F.Palla

- **MILANO**

V.Liberali , S.Shojaii , A.Stabile

- **PERUGIA**

G.M.Bilei , M.Menichelli , E.Conti , S.Marconi, D.Passeri , P.Placidi,


- **LECCE**

S.D'Amico, C.Veri, A.Donno.

**~40 of which 50% ASIC designers; 12.4 FTE**



# CHIPIX65-FE0 demonstrator



## 64x64 pixel matrix - 50x50 $\mu\text{m}^2$

Organised into (4x4) Pixel Region

HL\_HLC flux rates: 3 GHz/cm<sup>2</sup>

Trigger latency : 12,5 us

In-time threshold : 1200 e-

Noise ~100e- @50fF input capacitance

Dimensions: 3,463 mm x 5,148 mm

~3M of digital standard cells

## Full INFN development (about 1 year work):

- Two Analog Very Front Ends
  - IP-block  
(DAC,ADC, I/O, BandGap, sLVS-TX/Rx, Serialiser)
  - Digital design, digital-on-top, chip integration
- ~15 Millions of transistors

submitted: 5/7/2016  
Arrived: 26/9/2016



# CHIPIX65-FE0 Design Team

CHIPIX Integration and Floor Planning

**L.Pacher(\*)**

Digital

**A.Paterno(\*), L.Pacher (\*)**

Analog Front Ends

Young researchers  
are strongly contributing  
(in bold).

**E.Monteil(\*), L.Gaioni(\*), L.Ratti**

IP-Blocks

**F.De Canio(\*), G.Traversi, F.Loddo(\*), G.Magazzu, C.Marzocca,  
F.Liciulli, F.Ciciriello**

Analog Bias and Monitoring

F.Loddo

Architecture Simulation and Verification

**S.Marconi(\*), E.Conti(\*), G.Mazza, G.Dellacasa**


(\*) : also part of RD53A  
design team

# From Phase 1 to Phase 2



## PSI46


(150um x 100um)



- 250nm CMOS tech
- **251** transistors/pix

## FEI4


(50um x 250um)



- 130nm CMOS techn
- **~2500** transistors/pix
- **~0,5** trans/ $\mu\text{m}^2$


YES !

65nm technology allows to design a smaller pixel capable to sustain extreme particle fluxes and long latencies



## RD53 / CHIPPIX65



(50um x 50um)





- 65nm CMOS tech
- **~2500** transistors/pix
- **~2** trans/ $\mu\text{m}^2$

50% of area to digital



# VFE-TO: threshold and Noise



- **Low threshold < 500e<sup>-</sup> for all pixels**  
Dispersion~90e<sup>-</sup> with no need of trimming (auto-zero technique)
- **Noise ~100 e<sup>-</sup>**
- Irradiation test - TID = 600 Mrad @ -20C
  - **chip is still fully operational**
  - increase of the dispersion is below 10%
  - ENC shows around 10% increase




# VFE-TO: Linear, Fast-ToT



- Measurement with **320MHz** Fast ToT
- Little decrease after irradiation but can be tuned back to value before irradiation
- dead-time  $\sim 0.2\%$  for m.i.p.
- almost no increase in power




- Good ToT Linearity - **5 bit ToT**
- Gain dispersion  $\sim 12\%$  (good)
- digitisation is less than 100ns (low impact in analog pile-up inefficiency)



# 5.12 GHz CP-PLL




Sezione di Torino




- \* Input frequency : 160 MHz
  - \* LC-based oscillator
  - \* Oscillator frequency : 5.12 GHz
  - \* Output frequencies : 1.28-2.56 GHz
  - \* Technology : CMOS 65 nm
- G.Mazza




# RD53A (1)




RD53A is a chip-of-chips with 3 analog front-ends  
(output of the cores is the same for each)



# RD53A (2)



The pixel matrix is organized into  $8 \times 8$  pixel cores





# RD53A essentials



| Analog VFE                  | Building Blocks  | Digital Blocks  | Integration/<br>Verification  |
|-----------------------------|--|---|---|
| FE-Lin<br>FE-Sync<br>FE-DIM | 10b-Current DAC<br>12b-voltage DAC<br>Band Gap reference 1.2V<br>BandGasp Reference 2V<br>ShLDO voltage regulator<br>Power On Reset<br>Command Data Recovery + PL<br>Serialiser<br>SLVS Driver<br>SLVS Receiver<br>CML driver<br>12b-Monitoring ADC<br>Analog Buffer<br>Ring Oscillator<br>Radiation Sensor<br>Temp Sensor | (2x2) DBA Pixel Region<br>(4x4) CBA Pixel Region<br>Pixel Configuration<br>Command Decoder<br>Data Concentrator<br>Aurora 64b/66b<br>JTAG<br>DFT<br>Data Compression<br>Global Configuration<br>Ch-Sync<br>4b-Latch<br>DICE-Latch | DRC verification<br>LVS Verification<br>Virtuoso Integration<br>Innovus Integration<br>Voltus<br>Tempus<br>VEPIX53 (SystemVERILOG)<br>ADE-XL<br>RTL<br>Verilog<br>HSIM<br>Verilog AMS |

Almost ALL of these are Intellectual properties ! INFN ~50%




# Conclusion

- The use of CMOS 65nm technology in Front End ASIC is known well established in INFN thanks to CHIPIX65. IP-blocks and VFE-analog chain, digital architecture have been designed, tested and most have been characterised for radiation hardness.
- A demonstrator was built consists of 64x64 pixels, with dimension of  $50 \times 50 \mu\text{m}^2$  and integrating ‘final’ IP-blocks and two VFE. Lots of lessons have been learnt and solutions found. It is fully working with performance as required by HL-LHC
- CHIPIX65 is strongly contributing to RD53a, with blocks, ideas, experience realised for the small demonstrator. Large fraction of the design team is from CHIPIX65, including the overall coordination
- RD53a will be submitted soon (this summer); in fall 2017 we will start the testing
- CHIPIX65 project last year is this year.
- Now the INFN will concentrate to the design of HL-LHC Pixel ROC(s) : see more in the CMS presentation !



# Backup

## Synchronous Design




- Compact:  $35 \times 35 \mu\text{m}^2$ , Low power ( $< 5 \mu\text{W}$ )
- Low Noise ( $< 100 \text{ e}^-$ ), Fast ToT ( $\sim 150 \text{ ns}$ ),
- Rad-Hard (6-800 Mrad)



## Asynchronous design




## ANALOG Very Front ENDs



## Radiation Characterisation



10-bit current steering DAC



## IP-Blocks

### List of CHIPIX65 IP-blocks

- |                     |               |
|---------------------|---------------|
| • Band Gap          | : Pavia       |
| • DAC               | : Bari        |
| • SLVDS driver      | : Pavia, Pisa |
| • SLVDS receiver    | : Pavia, Pisa |
| • PLL               | : Tor, Padova |
| • SER               | : Pisa        |
| • DES               | : Pisa        |
| • Monitoring ADC    | : Bari        |
| • SRAM EOC          | : Milano      |
| • Dual Digital Cell | : Milano      |
| • DC-DC             | : Lecce       |