# Detector configurations for the DGWG studies

Matteo Rama Achille Stocchi

DGWG meeting, March 31 2009

### Detector configurations for the DGWG studies

- \* We want to define a set of reference detector configurations in FastSim to test the performance of the benchmark channels
  - \* Based on input from subsystems
  - \* Subsystems will provide details necessary for definition of XML files
  - \* Configurations may evolve as studies are being done

#### This table is a starting point for discussion

	SVT	DCH	PID	EMC	IFR
0	5 layers+L0	"babar"	DIRC	fwd LYSO	baseline
1	5 layers+L0	"babar" <mark>+bwd+fwd</mark>	DIRC	fwd LYSO	baseline
2	5 layers+L0	"babar" <mark>+bwd</mark>	DIRC+fwd	fwd LYSO	baseline
3	5 layers+L0	"babar"+ <mark>fwd</mark>	DIRC	fwd LYSO+bwd	baseline
4	5 layers+L0	"babar"	DIRC+fwd	fwd LYSO+bwd	baseline
5	5 layers+L0	"babar"	DIRC	fwd CsI+LYSO+bwd	baseline

"babar" DCH: inner radius close to the outer SVT radius SVT: what options? Discussion today EMC: discussion today (likely involving PID and DCH as well)

#### Backup slides from the meeting on March 17

## Goal

 Need to define a set of reference detector configurations in FastSim to test the performance of the benchmark channels



\* Example: do we want 6 layers?



- \* Or can we live without layer-II given the presence of L0?
- \* The fine-tuning of the SVT internal geometry will be studied separately. Here we want to identify a limited number of basic configurations to test the benchmark channels. The same consideration also applies to the other subsystems

### DCH



If NO bwd EMC/PID and the DCH electronics space is reduced w.r.t. Babar

## PID



#### backward PID

If NO bwd EMC and the DCH electronics space is reduced w.r.t. Babar We're not considering it as a major option

### EMC



space is reduced w.r.t. Babar

bwd EMC could be used as pion/kaon PID device (TOF) to some extent? Need evaluation forward EMC If all LYSO: additional space available if CsI+LYSO: NO additional space available