# **Improving Area and Resource Utilization Lab**

# Introduction

This lab introduces various techniques and directives which can be used in Vivado HLS to improve design performance as well as area and resource utilization. The design under consideration performs discrete cosine transformation (DCT) on an 8x8 block of data.

# Objectives

After completing this lab, you will be able to:

- Add directives in your design
- Improve performance using PIPELINE directive
- Distinguish between DATAFLOW directive and Configuration Command functionality
- Apply memory partitions techniques to improve resource utilization

# Procedure

This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

This lab comprises 9 primary steps: You will validate the design in Vivado HLS command prompt, create a new project using Vivado HLS GUI, synthesize the design, run RTL simulation, apply PIPELINE directive to improve performance, improve the memory bandwidth by applying PARTITION directive, apply DATAFLOW directive, apply INLINE directive, and finally apply RESHAPE directive.

# General Flow for this Lab





# Validate the Design from Command Line

# Step 1

- 1-1. Validate your design from Vivado HLS command line.
- 1-1-1. Launch Vivado HLS: Select Start > All Programs > Xilinx Design Tools > Vivado 2016.4 > Vivado HLS > Vivado HLS 2016.4 Command Prompt.
- 1-1-2. In the Vivado HLS Command Prompt, change directory to c:\xup\hls\labs\lab3.
- **1-1-3.** A self-checking program (dct\_test.c) is provided. Using that we can validate the design. A Makefile is also provided. Using the Makefile, the necessary source files can be compiled and the compiled program can be executed. In the Vivado HLS Command Prompt, type **make** to compile and execute the program.



# Figure 1. Validating the design

Note that the source files (dct.c and dct\_test.c are compiled, then dct executable program was created, and then it was executed. The program tests the design and outputs **Results are good** message.

1-1-4. Close the command prompt window by typing exit.

# Create a New Project

Step 2

- 2-1. Create a new project in Vivado HLS GUI targeting XC7Z020CLG484-1 (ZedBoard) or XC7Z010CLG400-1 (Zybo).
- 2-1-1. Launch Vivado HLS: Select Start > All Programs > Xilinx Design Tools > Vivado 2016.4 > Vivado HLS > Vivado HLS 2016.4
- 2-1-2. In the Vivado HLS GUI, select File > New Project. The New Vivado HLS Project wizard opens.
- 2-1-3. Click Browse... button of the Location field and browse to c:\xup\hls\labs\lab3 and then click OK.
- 2-1-4. For Project Name, type *dct.prj*
- 2-1-5. Click Next.



- **2-1-6.** In the *Add/Remove Files* for the source files, type **dct** as the function name (the provided source file contains the function, to be synthesized, called dct).
- 2-1-7. Click the Add Files... button, select *dct.c* file from the c:\xup\hls\labs\lab3 folder, and then click Open.
- 2-1-8. Click Next.
- 2-1-9. In the *Add/Remove Files* for the testbench, click the **Add Files...** button, select *dct\_test.c, in.dat, out.golden.dat* files from the c:\xup\hls\lab3\lab3 folder and click **Open.**
- 2-1-10. Click Next.
- 2-1-11. In the Solution Configuration page, leave Solution Name field as solution1 and set the clock period as 10 (for ZedBoard) or 8 (for Zybo). Leave Uncertainty field blank as it will take 1.25 as the default value for ZedBoard and 1 for Zybo.
- 2-1-12. Click on Part's Browse button, and select the following filters, using the Parts Specify option, to select xc7z020clg484-1 (ZedBoard) or xc7z010clg400-1 (Zybo), and click OK:

Family: **Zynq** Sub-Family: **Zynq** Package: **clg484** (ZedBoard) or **clg400** (Zybo) Speed Grade: **-1** 

#### 2-1-13. Click Finish.

2-1-14. Double-click on the dct.c under the source folder to open its content in the information pane.

```
78 void dct(short input[N], short output[N])
79 {
80
81
     short buf_2d_in[DCT_SIZE][DCT_SIZE];
     short buf_2d_out[DCT_SIZE][DCT_SIZE];
82
83
     // Read input data. Fill the internal buffer.
84
85
     read_data(input, buf_2d_in);
86
87
     dct_2d(buf_2d_in, buf_2d_out);
88
     // Write out the results.
89
90
     write data(buf 2d out, output);
91 }
```

#### Figure 2. The design under consideration

The top-level function dct, is defined at line 78. It implements 2D DCT algorithm by first processing each row of the input array via a 1D DCT then processing the columns of the resulting array through the same 1D DCT. It calls read\_data, dct\_2d, and write\_data functions.

The read\_data function is defined at line 54 and consists of two loops – RD\_Loop\_Row and RD\_Loop\_Col. The write\_data function is defined at line 66 and consists of two loops to perform writing the result. The dct\_2d function, defined at line 23, calls dct\_1d function and performs transpose.

Finally, dct\_1d function, defined at line 4, uses dct\_coeff\_table and performs the required function by implementing a basic iterative form of the 1D Type-II DCT algorithm. Following figure shows



the function hierarchy on the left-hand side, the loops in the order they are executes and the flow of data on the right-hand side.



Figure 3. Design hierarchy and dataflow

# Synthesize the Design

Step 3

- 3-1. Synthesize the design with the defaults. View the synthesis results and answer the question listed in the detailed section of this step.
- **3-1-1.** Select **Solution > Run C Synthesis > Active Solution** or click on the button to start the synthesis process.
- **3-1-2.** When synthesis is completed, several report files will become accessible and the Synthesis Results will be displayed in the information pane.

Note that the Synthesis Report section in the Explorer view only shows dct\_1d.rpt, dct\_2d.rpt, and dct.rpt entries. The read\_data and write\_data functions reports are not listed. This is because these two functions are inlined. Verify this by scrolling up into the Vivado HLS Console view.

```
INFO: [XFORM 203-602] Inlining function 'read_data' into 'dct' (dct.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'dct' (dct.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed
INFO: [XFORM 203-602] Inlining function 'read_data' into 'dct' (dct.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'dct' (dct.c:90) automatically.
```

Figure 4. Inlining of read\_data and write\_data functions



**3-1-3.** The Synthesis Report shows the performance and resource estimates as well as estimated latency in the design. Note that the design is not optimized nor is pipelined.

Performance Estimates

Timing (ns)
 Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00	6.38	1.25

Latency (clock cycles)

Ξ	Su	m	m	ary	
				-	

Late	Latency		Interval	
min	max	min	max	Туре
3959	3959	3960	3960	none

Detail

Instance

E Loop

	Late	ency		Initiation I	Interval		
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- RD_Loop_Row	1 <mark>4</mark> 4	144	18	-	:. <del></del> ::	8	no
+ RD_Loop_Col	16	16	2	-	a <del></del>	8	no
- WR_Loop_Row	144	144	18	-	3 <b>-</b> 2	8	no
+ WR_Loop_Col	16	16	2	<u> </u>	323	8	no

## Figure 5. Synthesis report

**3-1-4.** Using scroll bar on the right, scroll down into the report and answer the following question.

# **Question 1**

**3-1-5.** The report also shows the top-level interface signals generated by the tools.



#### Interface

#### Summary

RTL Ports	Dir	Bits	Protocol	Source Object	С Туре
ap_clk	in	1	ap_ctrl_hs	dct	return value
ap_rst	in	1	ap_ctrl_hs	dct	return value
ap_start	in	1	ap_ctrl_hs	dct	return value
ap_done	out	1	ap_ctrl_hs	dct	return value
ap_idle	out	1	ap_ctrl_hs	dct	return value
ap_ready	out	1	ap_ctrl_hs	dct	return value
input_r_address0	out	6	ap_memory	input_r	array
input_r_ce0	out	1	ap_memory	input_r	array
input_r_q0	in	16	ap_memory	input_r	array
output_r_address0	out	6	ap_memory	output_r	array
output_r_ce0	out	1	ap_memory	output_r	array
output_r_we0	out	1	ap_memory	output_r	array
output_r_d0	out	16	ap_memory	output_r	array

## Figure 6. Generated interface signals

You can see ap\_clk, ap\_rst are automatically added. The ap\_start, ap\_done, ap\_idle, and ap\_ready are top-level signals used as handshaking signals to indicate when the design is able to accept next computation command (ap\_idle), when the next computation is started (ap\_start), and when the computation is completed (ap\_done). The top-level function has input and output arrays, hence an ap\_memory interface is generated for each of them.

**3-1-6.** Open dct\_1d.rpt and dct\_2d.rpt files either using the Explorer view or by using a hyperlink at the bottom of the dct.rpt in the information view. The report for dct\_2d clearly indicates that most of this design cycles (3668) are spent doing the row and column DCTs. Also the dct\_1d report indicates that the latency is 209 clock cycles ((24+2)\*8+1).

# **Run Co-Simulation**

# Step 4

# 4-1. Run the Co-simulation, selecting Verilog. Verify that the simulation passes.

**4-1-1.** Select **Solution > Run C/RTL Co-simulation** or click on the *I* button to open the dialog box so the desired simulations can be run.

A C/RTL Co-simulation Dialog box will open.

**4-1-2.** Select the Verilog option, and click **OK** to run the Verilog simulation using XSIM simulator.

The RTL Co-simulation will run, generating and compiling several files, and then simulating the design. In the console window you can see the progress and also a message that the test is passed.



# Cosimulation Report for 'dct'

Result							
		Latency				Interva	I
RTL	Status	min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	3959	3959	3959	0	0	0

INFO: [Common 17-206] Exiting xsim at Thu Mar 02 09:44:49 2017... INFO: [COSIM 212-316] Starting C post checking ...

```
*** *** *** ***
```

Results are good \*\*\* \*\*\* \*\*\*

INFO: [COSIM 212-1000] \*\*\* C/RTL co-simulation finished: PASS \*\*\*
Finished C/RTL cosimulation.

Figure 7. RTL Co-Simulation results

# **Apply PIPELINE Directive**

# Step 5

- 5-1. Create a new solution by copying the previous solution settings. Apply the PIPELINE directive to DCT\_Inner\_Loop, Xpose\_Row\_Inner\_Loop, Xpose\_Col\_Inner\_Loop, RD\_Loop\_Col, and WR\_Loop\_Col. Generate the solution and analyze the output.
- 5-1-1. Select **Project > New Solution** or click on (<sup>1</sup>/<sub>20</sub>) from the tools bar buttons.
- **5-1-2.** A Solution Configuration dialog box will appear. Click the **Finish** button (with *copy from* Solution1 selected).
- 5-1-3. Make sure that the dct.c source is opened in the information pane and click on the Directive tab.
- **5-1-4.** Select **DCT\_Inner\_Loop** of the **dct\_1d** function in the Directive pane, right-click on it and select *Insert Directive...*
- **5-1-5.** A pop-up menu shows up listing various directives. Select **PIPELINE** directive.
- **5-1-6.** Leave **II** (Initiation Interval) blank as Vivado HLS will try for an II=1, one new input every clock cycle.
- 5-1-7. Click OK.
- 5-1-8. Similarly, apply the PIPELINE directive to Xpose\_Row\_Inner\_Loop and Xpose\_Col\_Inner\_Loop of the dct\_2d function, and RD\_Loop\_Col of the read\_data function, and WR\_Loop\_Col of the write\_data function. At this point, the Directive tab should look like as follows.





Figure 8. PIPELINE directive applied

- 5-1-9. Click on the Synthesis button.
- **5-1-10.** When the synthesis is completed, select **Project > Compare Reports...** or click on <sup>E</sup> to compare the two solutions.
- **5-1-11.** Select *Solution1* and *Solution2* from the **Available Reports**, click on the **Add>>** button, and then click **OK**.
- **5-1-12.** Observe that the latency reduced from 3959 to 1851 clock cycles (ZedBoard) and from 3959 to 1855 (Zybo).



Performa	nce Estin	nate	s			
Timing	(ns)					
Clock				n2	solution1	
ap_clk	Target	Target			10.00	
	Estimat	ted	ed 7.68		6.38	
Latency	y (clock	cycle	es)			
		sol	ution2	sol	ution1	
Latency	min	18	51	39	59	
	max	1851		3959		
Interval	min	18	52	396	50	
	max	18	52	390	50	

## Performance Estimates

	-				
_		120	ina	(nc)	Ł
_			nu		,

Clock		solution2	solution1
ap_clk	Target	8.00	8.00
	Estimated	6.60	6.38

Latency (clock cycles)

		solution2	solution1
Latency	min	1855	3959
	max	1855	3959
Interval	min	1856	3960
	max	1856	3960

#### (a) ZedBoard

## (b) Zybo

## Figure 9. Performance comparison after pipelining

**5-1-13.** Scroll down in the comparison report to view the resources utilization. Observe that the FFs and/or LUTs utilization increased whereas BRAM and DSP48E remained same.

Utilization Estimates
-----------------------

	solution2	solution1
BRAM_18K	5	5
DSP48E	1	1
FF	256	272
LUT	457	353

Utilization Est	Utilization Estimates										
	solution2	solution1									
BRAM_18K	5	5									
DSP48E	1	1									
FF	290	272									
LUT	461	353									

# (a) ZedBoard

(b) Zybo

Figure 10. Resources utilization after pipelining

# 5-2. Open the Analysis perspective and determine where most of the clock cycles are spend, i.e. where the large latencies are.

- 5-2-1. Click on the Analysis perspective button.
- **5-2-2.** In the Module Hierarchy, select the dct entry and observe the RD\_Loop\_Row\_RD\_Loop\_Col and WR\_Loop\_Row\_WR\_Loop\_Col entries. These are two nested loops flattened and given the new names formed by appending inner loop name to the ouer loop name. You can also verify this by looking in the Console view message.

INFO:	[HLS 200-10] Checking synthesizability		
INFO:	[XFORM 203-602] Inlining function 'read_data' into 'dct' (dct.c:85) automatically.		
INFO:	[XFORM 203-602] Inlining function 'write_data' into 'dct' (dct.c:90) automatically.		
INFO:	[HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08	. Memory	(MB):
INFO:	[XFORM 203-602] Inlining function 'read_data' into 'dct' ( <u>dct.c:85</u> ) automatically.		
INFO:	[XFORM 203-602] Inlining function 'write_data' into 'dct' (dct.c:90) automatically.		
INFO:	[HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB	): peak =	= 117.
INFO:	[XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (dct.c:38:1) in function 'dct_2d'		
INFO:	[XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (dct.c:49:1) in function 'dct_2d'		
WARNII	NG: [XFORM 203-542] Cannot flatten a loop nest 'DCT_Outer_Loop' ( <u>dct.c:13</u> :67) in function 'dct_1	.d':	
WARNII	NG: [XFORM 203-542] the outer loop is not a perfect loop because there is nontrivial logic in th	e loop la	atch.
INFO:	[XFORM 203-541] Flattening a loop nest 'RD_Loop_Row' (dct.c:59:67) in function 'dct'.		
INFO:	[XFORM 203-541] Flattening a loop nest 'WR_Loop_Row' ( <u>dct.c:71</u> :67) in function 'dct'.		

Figure 11. The console view content indicating loops flattening



	🗄 М	lodule Hiera	archy							6	Ð 🖻 🗖	
			BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type			
		dct	5	1	256	457	1851	1852	none			Ξ
		<ul> <li>dct_2d</li> </ul>	3	1	195	319	1718	1718	none			
		dct	0	1	117	122	97	97	none			Ŧ
ŧ	i <sup>∎</sup> Pe	erformance	Profile 8	3	Resc	ource	Profile			Į.	Ð 🖻 🗖	
						Р	ipelined	Latency	Initiation Interv	al Iterat	ion Later	ncy
	4	odct 🛛				-		1851	1852	-		
	RD_Loop_Row_RD_Loop_Col				ol ye	es	64	1	2	2		
		WR_Lo	op_Row	_WR_L	oop_C	ol ye	es	64	1	2		

### (a) ZedBoard

1	Module Hier	archy							(F)	8 -	
		BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type			
-	• dct	5	1	290	461	1855	1856	none			Ξ
	▲ ● dct_2d	3	1	215	321	1720	1720	none			
	dct	0	1	117	122	97	97	none			Ŧ
f	Performance	Profile 2	3	Reso	ource	Profile			Ē.	•	
					P	ipelined	Latency	Initiation Interva	I Iteration	Laten	ю
-	dct				-		1855	1856	-		
	RD_Loop_Row_RD_Loop_Col					es	65	1	3		
	WR_Lc	op_Row	WR_L	oop_C	Col ye	es	65	1	3		

#### (b) Zybo

#### Figure 12. The performance profile at the dct function level

- **5-2-3.** In the Module Hierarchy tab, expand **dct > dct\_2d**. Notice that the most of the latency occurs is in dct\_2d function.
- **5-2-4.** In the Module Hierarchy tab, notice that there still hierarchy exists in the dct\_2d module. Expand dct > dct\_2d > dct 12d, and select the *dct\_1d* entry.

1	Module Hierarchy												
			BRAM	DSP	FF	LUT	Latency	Interval	Pipelin	e type			
4	0	dct	5	1	256	457	1851	1852	none				
	4	dct_2d	3	1	195	319	1718	1718	none				
		dct_	0	1	117	122	97	97	none				
f	Pe	rformance	Profile 2	3	Res	ource	Profile				Ē		
					Pipelii	ned	Latency	Initiation	Interval	Iterati	on Latency	Trip coun	
	0	dct_1d2			-		97	97		-		-	
	DCT_Outer_Loop no		no		96	-		12		8			
		DCT	_Inner_L	oop	yes		9	1		3		8	(a)

ZedBoard



🗄 Module Hierarchy	🗄 Module Hierarchy 🗈 🖻 🗖											
	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type					
⊿ ● dct	5	1	290	461	1855	1856	none			Ξ		
▲ ● dct_2d	3	1	215	321	1720	1720	none					
dct_1d2	0	1	117	122	97	97	none			-		
E Performance Prof	ile 🛛	트 Res	sour	ce Prof	ile			F	00	- 0		
	Р	ipeline	dl	Latency	/ Initiatio	on Interval	Iteration Laten	су	Trip co	ount		
▲ ● dct_1d2	-		9	97	97		-		-			
<ul> <li>DCT_Outer_</li> </ul>	Loop n	0	9	96	-		12		8			
<ul> <li>DCT_Inn</li> </ul>	er_Loc y	es	9	)	1		3		8			

#### (b) Zybo

#### Figure 13. The dct\_1d function performance profile

Current Module : dct > dct 2d > dct 1d2

**5-2-5.** In the Performance Profile tab, select the DCT\_Inner\_Loop entry, right-click on the node\_60 (write) block in the C3 state in the Performance view, and select Goto Source. Notice that line 19 is highlighted which is preventing the flattening of the DCT\_Outer\_Loop.

	Operation\Control S	C0	C1	C2	C3	C4				
1	i 21 read(read)									
2	i 2 read(read)									
3	∃DCT Outer Loop									
4	k(phi mux)									
5	tmp(icmp)									
6	k 1(+)									
7	tmp 15(+)									
8	∃DCT Inner Loop									
19	tmp 3(+)									
20	node 60(write)									
Perfo	rmance Resource									
🗆 Pro	operties 💧 Warnings 🖻 C Sou	urce 🛛 🔪								
File	C·\vun\bls\labs\lab3\dct.c									
16	int cooff = (int)det coo		dini:							
10			dini,							
1/	tmp += src[n] * coeff;									
18	18 }									
19	dst[k] = DESCALE(tmp, 0	CONST_E	BITS);							
20	}									
21 }										

Figure 14. Understanding what is preventing DCT\_Outer\_Loop flattening

- **5-2-6.** Switch to the *Synthesis* perspective.
- 5-3. Create a new solution by copying the previous solution settings. Apply fine-grain parallelism of performing multiply and add operations of the inner loop of dct\_1d using PIPELINE directive by moving the PIPELINE directive from inner loop to the outer loop of dct\_1d. Generate the solution and analyze the output.



## 5-3-1. Select Project > New Solution.

- **5-3-2.** A Solution Configuration dialog box will appear. Click the **Finish** button (with Solution2 selected).
- **5-3-3.** Select PIPELINE directive of **DCT\_Inner\_Loop** of the **dct\_1d** function in the Directive pane, right-click on it and select *Remove Directive*.
- **5-3-4.** Select **DCT\_Outer\_Loop** of the **dct\_1d** function in the Directive pane, right-click on it and select *Insert Directive...*
- 5-3-5. A pop-up menu shows up listing various directives. Select **PIPELINE** directive.

## **5-3-6.** Click **OK**.



## Figure 15. PIPELINE directive applied to DCT\_Outer\_Loop

By pipelining an outer loop, all inner loops will be unrolled automatically (if legal), so there is no need to explicitly apply an UNROLL directive to DCT\_Inner\_Loop. Simply move the pipeline to the outer loop: the nested loop will still be pipelined but the operations in the inner-loop body will operate concurrently.

- **5-3-7.** Click on the **Synthesis** button.
- **5-3-8.** When the synthesis is completed, select **Project > Compare Reports...** to compare the two solutions.
- **5-3-9.** Select *Solution2* and *Solution3* from the **Available Reports**, click on the **Add>>** button, and then click **OK**.
- **5-3-10.** Observe that the latency reduced from 1851 to 875 clock cycles for ZedBoard (1855 to 879 for Zybo).



Performan	ice Estin	nate	s			
Timing	(ns)					
Clock			solutio	n3	solutio	n2
ap_clk	Target		10.00		10.00	
	Estimat	ted 9.40			7.68	
Latency	(clock	cycle	es)			
		sol	ution3	sol	ution2	
Latency	min	87	5	1851		
	max	87	5	18	51	
Interval	min	87	6	18	52	
	max	87	6	18	52	

Performance	Estimates
-------------	-----------

Timing	(ns)									
Clock			solutio	on3	solution					
ap_clk	Target		8.00	8.00						
	Estimat	ted	9.40	9.40						
Latency (clock cycles)										
		so	ution3	solution2						
Latency	min	87	9	18	1855					
	max	87	9	18	55					
Interval	min	88	0	18	56					
	max	88	D	18	1856					

#### (a) ZedBoard

### (b) Zybo

## Figure 16. Performance comparison after pipelining

**5-3-11.** Scroll down in the comparison report to view the resources utilization. Observe that the utilization of all resources (except BRAM) increased. Since the DCT\_Inner\_Loop was unrolled, the parallel computation requires 8 DSP48E.

Utilization Est	imates		Utilization Est	Utilization Estimates				
	solution3	solution2		solution3	solution2			
BRAM_18K	5	5	BRAM_18K	5	5			
DSP48E	8	1	DSP48E	8	1			
FF	678	256	FF	712	290			
LUT	518	457	LUT	522	461			
			<i></i>					

#### (a) ZedBoard

#### (b) Zybo

## Figure 17. Resources utilization after pipelining

**5-3-12.** Open dct\_1d report and observe that the pipeline initiation interval (II) is four (4) cycles, not one (1) as might be hoped and there are now 8 BRAMs being used for the coefficient table.

Looking closely at the synthesis log, notice that the coefficient table was automatically partitioned, resulting in 8 separate ROMs: this helped reduce the latency by keeping the unrolled computation loop fed, however the input arrays to the dct\_1d function were not automatically partitioned.

The reason the II is four (4) rather than the eight (8) one might expect, is because Vivado HLS automatically uses dual-port RAMs, when beneficial to scheduling operations.



#### **Performance Estimates**

#### Timing (ns)

#### Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00	9.40	1.25

#### Latency (clock cycles)

#### Summary

	rval	Inte	ency	Late
Type	max	min	max	min
none	36	36	36	36

#### Detail

Instance

#### E Loop

	Late	ency		Initiation I	Interval		
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- DCT_Outer_Loop	34	34	7	4	1	8	yes

#### **Utilization Estimates**

#### Summary

Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	8	-	-
Expression	-	-	0	128
FIFO	-	-	-	-
Instance	-	-	-	-
Memory	0	-	119	16
Multiplexer	-	-	-	21
Register	-	-	420	-
Total	0	8	539	165
Available	280	220	106400	53200
Utilization (%)	0	3	~0	~0

#### Figure 18. Increased resource utilization of dct\_1d

INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT\_Outer\_Loop' (dct.c:13) in function 'dct\_1d' for pipelining.

INFO: [XFORM 203-501] Unrolling loop 'DCT\_Inner\_Loop' (dct.c:15) in function 'dct\_1d' completely. INFO: [XFORM 203-102] Partitioning array 'dct\_coeff\_table' in dimension 2 automatically. INFO: [XFORM 203-602] Inlining function 'read\_data' into 'dct' (dct.c:85) automatically. INFO: [XFORM 203-602] Inlining function 'write\_data' into 'dct' (dct.c:90) automatically.

## Figure 19. Automatic partitioning of dct\_coeff\_table

```
INFO: [HLS 200-10] -- Implementing module 'dct_1d2'
INFO: [HLS 200-10] -----
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DCT_Outer_Loop'.
INFO: [SCHED 204-69] Unable to schedule 'load' operation ('src_load_5', <u>dct.c:17</u>) on array 'src' due to limited memory ports
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 7.
WARNING: <u>[SCHED 204-21]</u> Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, WARNING: <u>[SCHED 204-21]</u> The critical path consists of the following:
             'aul' operation ('tmp77', <u>dct.c:17</u>) (3.36 ns)
'add' operation ('tmp7', <u>dct.c:19</u>) (3.02 ns)
'add' operation ('tmp6', <u>dct.c:19</u>) (3.02 ns)
```

#### Figure 20. Initiation interval of 4



# 5-4. Perform design analysis by switching to the Analysis perspective and looking at the dct\_1d performance view.

- **5-4-1.** Switch to the Analysis perspective, expand the *Module Hierarchy* entries, and select the *dct\_1d* entry.
- **5-4-2.** Expand, if necessary, the **Profile** tab entries and notice that the *DCT\_Outer\_Loop* is now pipelined and there is no *DCT\_Inner\_Loop* entry.

🗄 Module Hierarchy								[	ŧ 🖻 🗖	
	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type			
⊿ ● dct	5	8	678	518	875	876	none			
▲ ● dct_2d	3	8	617	379	742	742	none			
dct_1d2	0	8	539	165	36	36	none			
Performance Profi	le 🛛	트 Reso	urce	Profil	e			[	ŧ 🖻 🗖	
	Pi	pelined	La	tency	Initiatio	n Interval	Iteration Later	ncy	Trip cou	unt
▲ ● dct_1d2	-		36		36		-		-	
<ul> <li>DCT_Outer_</li> </ul>	Loop ye	es	34		4		7		8	
(a) ZedBoard										
🗄 Module Hierarchy								l	€ □	
	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type			
⊿ ● dct	5	8 7	712	522	879	880	none			Ξ
▲ ● dct_2d	3	8 (	537	381	744	744	none			
dct_1d2	0	8 5	539	165	36	36	none			-
🖆 Performance Profile 🛛 📜 Resource Profile										
	Pi	pelined	La	tency	Initiatio	n Interval	Iteration Later	псу	Trip cou	unt

36

4

7

8

## (b) Zybo

odct 1d2

Figure 21. DCT\_Outer\_Loop flattening

DCT\_Outer\_Loop yes

-

**5-4-3.** Select the dct\_1d entry in the Module Hierarchy tab and observe that the DCT\_Outer\_Loop spans over eight states in the Performance view.

36

34



	Operation\Control S	C0	C1	C2	C3	C4	C5	C6	C7
1	i 21 read(read)								
2	i 2 read(read)								
3	tmp 16( )								
4	tmp 18( )								
5	tmp 20( )								
6	tmp 22( )								
7	tmp 24( )								
8	tmp 26( )								
9	tmp 28( )								
1	∃DCT Outer Loop								

#### Current Module : dct > dct 2d > dct 1d2

Performance Resource

## Figure 22. The Performance view of the DCT\_Outer\_Loop function

Current Module : dct > dct 2d > dct 1d2

**5-4-4.** Select the **Resource** tab, expand the *Memory Ports* entry and observe that the memory accesses on BRAM *src* are being used to the maximum in every clock cycle. (At most a BRAM can be dualport and both ports are being used). This is a good indication the design may be bandwidth limited by the memory resource.

	Resource\Control Step	C0	C1	C2	<u>C3</u>	C4	C5	C6	C7
1	∃I/O Ports								
2	i 2	read							
3	i 21	read							
4	src(p0)		read	read	read	re	ad		
5	src(p1)		read	read	read	re	ad		
6	dst(p0)								write
7	∃Memory Ports								
8	dct coeff tabl		re	ad					
9	dct coeff tabl		re	ad					
10	src(p0)		read	read	read	re	ad		
11	src(p1)		read	read	read	re	ad		
12	dct coeff tabl			re	ad				
13	dct coeff tabl			re	ad				
14	dct coeff tabl				re	ad			
15	dct coeff tabl				re	read			
16	dct coeff tabl				read				
17	dct coeff tabl				read				
18	dst(p0)								write
1	Expressions								
Perfo	ormance Resource								

## Figure 23. The Resource tab

**5-4-5.** Switch to the *Synthesis* perspective.



# **Improve Memory Bandwidth**

- 6-1. Create a new solution by copying the previous solution (Solution3) settings. Apply ARRAY\_PARTITION directive to buf\_2d\_in of dct (since the bottleneck was on *src* port of the dct\_1d function, which was passed via in\_block of the dct\_2d function, which in turn was passed via buf\_2d\_in of the dct function) and col\_inbuf of dct\_2d. Generate the solution.
- 6-1-1. Select **Project > New Solution** to create a new solution.
- 6-1-2. A Solution Configuration dialog box will appear. Click the Finish button (with Solution3 selected).
- **6-1-3.** With dct.c open, select **buf\_2d\_in** array of the **dct** function in the Directive pane, right-click on it and select *Insert Directive...*

The *buf\_2d\_in* array is selected since the bottleneck was on *src* port of the *dct\_1d* function, which was passed via *in\_block* of the *dct\_2d* function, which in turn was passed via *buf\_2d\_in* of the *dct* function).

- 6-1-4. A pop-up menu shows up listing various directives. Select ARRAY\_PARTITION directive.
- 6-1-5. Make sure that the type is *complete*. Enter 2 in the *dimension* field and click OK.

Viva	do HLS Directive Edi	tor
Ty Di	pe rective: ARRAY_PAF	
• De	estination Source File Directive File	
Oş va tyş fac dir	otions riable (required): be (optional): ctor (optional): mension (optional):	buf_2d_in complete

## Figure 24. Applying ARRAY\_PARTITION directive to memory buffer

- **6-1-6.** Similarly, apply the *ARRAY\_PARTITION* directive with dimension of 2 to the **col\_inbuf** array.
- 6-1-7. Click on the **Synthesis** button.



- **6-1-8.** When the synthesis is completed, select **Project > Compare Reports...** to compare the two solutions.
- 6-1-9. Select Solution3 and Solution4 from the Available Reports, and click on the Add>> button.
- **6-1-10.** Observe that the latency reduced from 875 to 509 clock cycles for ZedBoard (878 to 512 for Zybo).

Performance Estimates							
Timing (ns)							
Clock		solution4	solution3				
ap_clk	Target	10.00	10.00				
	Estimated	10.79	9.40				

#### Latency (clock cycles)

		solution4	solution3
Latency	min	509	875
	max	509	875
Interval	min	510	876
	max	510	876

# (a) ZedBoard

Performance Estimates

-	Timing	(ns)
---	--------	------

Clock		solution4	solution3
ap_clk	Target	8.00	8.00
	Estimated	9.40	9.40

Latency (clock cycles)

		solution4	solution3
Latency	min	513	879
	max	513	879
Interval	min	514	880
	max	514	880

# (b) Zybo



**6-1-11.** Scroll down in the comparison report to view the resources utilization. Observe the increase in the FF resource utilization (almost double).

Utilization Est	imates		Utilization Est	Utilization Estimates				
	solution4	solution3		solution4	solution3			
BRAM_18K	3	5	BRAM_18K	3	5			
DSP48E	8	8	DSP48E	8	8			
FF	1204	678	FF	1285	712			
LUT	625	518	LUT	629	522			
(a) Zad Baard	-		(h) 7.4h a					

## (a) ZedBoard

(b) Zybo

Figure 26. Resources utilization after array partitioning

6-1-12. Expand the Loop entry in the dct.rpt entry and observe that the Pipeline II is now 1.

# 6-2. Perform resource analysis by switching to the Analysis perspective and looking at the dct resources profile view.

- 6-2-1. Switch to the Analysis perspective, expand the Module Hierarchy entries, and select the *dct* entry.
- 6-2-2. Select the Resource Profile tab.



**6-2-3.** Expand the Memories and Expressions entries and observe that the most of the resources are consumed by instances. The buf\_2d\_in array is partitioned into multiple memories and most of the operations are done in addition and comparison.

🖲 Module Hierarchy											
1	BRAM	DSP	FF	LUT	Later	ncy l	Interval	Pipeline t	type		
▲ ● dct 3	3	8	1204	625	509	Ş	510	none			
▶ ● dct_2d 2	2	8	884	445	374	3	374	none			
• read_data (	D	0	28	54	66	(	56	none			
🖆 Performance Profile 🖹 Resource Profile 🖾 🔲 🖽 🖽 🖽											
		BRAN	1	DSP	FF	LUT	Bits PC	Bits P1	Bits	P2	Banks/Dep
⊿ ⊜ dct		3		8	1204	625					
I/O Ports(2)							32				
Instances(2)	)	2		8	912	499					
🔺 🎟 Memories(9	9)	1			256	16	144				9
buf_2d_c	out_U	1			0	0	16				1
buf_2d_ii	n_6_U	0			32	2	16				1
buf_2d_in	n_5_U	0			32	2	16				1
buf_2d_in	n_4_U	0			32	2	16				1
buf_2d_ii	n_3_U	0			32	2	16				1
buf_2d_in	n_7_U	0			32	2	16				1
buf_2d_in	n_2_U	0			32	2	16				1
buf_2d_in	n_1_U	0			32	2	16				1
buf_2d_in	n_0_U	0			32	2	16				1
Expressions     Expressin     Expressin     Expressions     Expressions     Expression	(9)	0		0	0	42	36	41	8		
IIII Registers(11)	1)				36		36				
Channels(0)	)	0			0	0	0				0
🛛 🕨 阿 Multiplexer	s(32)	0			0	68	68				0

(a) ZedBoard

🗄 Module Hierarch	у										• 🗆
	BRAM	DSP	FF	LUT	Lat	ency	Interval	Pipeline	e type		
▲ ● dct	3	8	128	5 629	513	3	514	none			Ξ
dct_2d	2	8	948	447	376	5	376	none			
read_data	0	0	38	55	67		67	none			-
Performance Pro	file 匡	Resourc	ce Pro	ofile 🛛	3					• • •	• 🗆
		BRAM	1	DSP	FF	LUT	Bits PO	Bits P1	Bits P2	Banks/De	epth
⊿ ● dct	:	3	٤	8	1285	629					
I/O Ports(2)	2)						32				
Instances	2)	2	8	B (	986	502					
🔺 🎟 Memories	(9)	1			256	16	144			9	
buf_2d	_out_U	1		(	0	0	16			1	
buf_2d_	_in_6_l (	0		3	32	2	16			1	
buf_2d_	_in_5_l (	0		3	32	2	16			1	
buf_2d	_in_4_U	0		3	32	2	16			1	
buf_2d_	_in_3_L (	0		3	32	2	16			1	
buf_2d_	_in_7_L (	0		3	32	2	16			1	
buf_2d	_in_2_L (	0		3	32	2	16			1	
buf_2d	_in_1_( (	0		3	32	2	16			1	
buf_2d	_in_0_L (	0		3	32	2	16			1	
Expression	ns(9)	0	(	D (	0	42	36	41	8		
▷ IIII Registers()	15)			4	43		43				
Channels(0)	0) (0	0		(	0	0	0			0	
Multiplexe	ers(33)	0		(	0	69	69			0	

# (b) Zybo

Figure 27. Resource profile after partitioning buffers

6-2-4. Switch to the Synthesis perspective.

# **Apply DATAFLOW Directive**

# Step 7

- 7-1. Create a new solution by copying the previous solution (Solution4) settings. Apply the DATAFLOW directive to improve the throughput. Generate the solution and analyze the output.
- 7-1-1. Select Project > New Solution.
- 7-1-2. A Solution Configuration dialog box will appear. Click the Finish button (with Solution4 selected).
- 7-1-3. Close all inactive solution windows by selecting **Project > Close Inactive Solution Tabs.**
- 7-1-4. Select function dct in the directives pane, right-click on it and select Insert Directive...
- 7-1-5. Select DATAFLOW directive to improve the throughput.



#### 7-1-6. Click on the Synthesis button.

- **7-1-7.** When the synthesis is completed, the synthesis report is automatically opened.
- 7-1-8. Observe that dataflow type pipeline throughput is listed in the Performance Estimates.

Per	Performance Estimates										
Timing (ns)											
Summary											
	Clock	Target	Estimated	Uncertainty							
	ap_clk	10.00	10.79	1.25							

#### Latency (clock cycles)

#### Summary

Late	ency	Inte	rval	
min	max	min	max	Туре
508	508	375	375	dataflow

#### (a) ZedBoard

# Timing (ns)

**Performance Estimates** 

#### Summary

Clock	Target	Estimated	Uncertainty		
ap_clk	8.00	9.40	1.00		

#### Latency (clock cycles)

Summary

Late	ency	Inte	rval	
min	max	min	max	Туре
512	512	377	377	dataflow

#### (b) Zybo

#### Figure 28. Performance estimate after DATAFLOW directive applied

- The Dataflow pipeline throughput indicates the number of clock cycles between each set of inputs reads (interval parameter). If this value is less than the design latency it indicates the design can start processing new inputs before the currents input data are output.
- Note that the dataflow is only supported for the functions and loops at the top-level, not those which are down through the design hierarchy. Only loops and functions exposed at the toplevel of the design will get benefit from dataflow optimization.
- **7-1-9.** Scrolling down into the Area Estimates, observe that the number of BRAM\_18K required at the top-level has increased from 3 to 4.

Utilization Estima	ites				Utilization Estimates						
Summary					Summary						
Name	BRAM_18K	DSP48E	FF	LUT	Name	BRAM_18K	DSP48E	FF	LUT		
DSP	-	-	-	-	DSP	-	-	-	-		
Expression	-	-	0	19	Expression	-	-	0	19		
FIFO	-	-	-	-	FIFO	-	-	-	-		
Instance	2	8	946	561	Instance	2	8	1027	565		
Memory	2	-	512	32	Memory	2	-	512	32		
Multiplexer	-	-	-	8	Multiplexer	-	-	-	8		
Register	-	-	8	-	Register	-	-	8	-		
Total	4	8	1466	620	Total	4	8	1547	624		
Available	280	220	106400	53200	Available	120	80	35200	17600		
Utilization (%)	1	3	1	1	Utilization (%)	3	10	4	3		

#### (a) ZedBoard

## (b) Zybo

# Figure 29. Resource estimate with DATAFLOW directive applied

**7-1-10.** Look at the console view and notice that dct\_coeff\_table is automatically partitioned in dimension 2. The buf\_2d\_in and col\_inbuf arrays are partitioned as we had applied the directive in the



previous run. The dataflow is applied at the top-level which created channels between top-level functions read\_data, dct\_2d, and write\_data.

INFO:	[XFORM 203-712] Applying dataflow to function 'dct' ( <u>dct.c:78</u> ), detected/extracted 3 process function(s):
	'read_data'
	'dct_2d'
	'write_data'.
INFO:	[XFORM 203-11] Balancing expressions in function 'dct_1d' ( <u>dct.c:4</u> )8 expression(s) balanced.
INFO:	[HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak =
INFO:	[XFORM 203-541] Flattening a loop nest 'WR_Loop_Row' (dct.c:71:67) in function 'write_data'.
INFO:	[XFORM 203-541] Flattening a loop nest 'RD_Loop_Row' (dct.c:59:67) in function 'read_data'.
INFO:	[XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (dct.c:38:1) in function 'dct_2d'.
INFO:	[XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (dct.c:49:1) in function 'dct_2d'.
INFO:	[HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB)
INFO:	[HLS 200-10] Starting hardware synthesis
INFO:	[HLS 200-10] Synthesizing 'dct'

Figure 30. Console view of synthesis process after DATAFLOW directive applied

# 7-2. Perform performance analysis by switching to the Analysis perspective and looking at the dct performance profile view.

- **7-2-1.** Switch to the Analysis perspective, expand the Module Hierarchy entries, and select the dct\_2d entry.
- 7-2-2. Select the Performance Profile tab.

Observe that most of the latency and interval (throughput) is caused by the dct\_2d function. The interval of the top-level function dct, is less than the sum of the intervals of the read\_data, dct\_2d, and write\_data functions indicating that they operate in parallel and dct\_2d is the limiting factor. From the Performance Profile tab it can be seen that dct\_2d is not completely operating in parallel as Row\_DCT\_Loop and Col\_DCT\_Loop were not pipelined.

🗄 Module Hierarchy 🖽 🖻										
	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline typ	be		
🔺 🐹 dct	4	8	1466	620	508	375	dataflow			
dct_2d	2	8	885	445	374	374	none			
write_data	0	0	32	62	66	66	none			
read_data	0	0	29	54	66	66	none			
Performance Prof	file 🛙	트 Re	source	Profi	le					
						Pipeline	d Latency	Initiation Interval		
▲ ● dct_2d						-	374	374		
Row_DCT_	Loop					no	120	-		
Xpose_Rov	v_Outer_	Loop_)	Xpose_	Row_l	Inner_Loop	yes	64	1		
Col_DCT_Loop							120	-		
<ul> <li>Xpose_Col</li> </ul>	_Outer_L	oop_X	pose_(	Col_Inr	ner_Loop	yes	64	1		

## (a) ZedBoard



🗄 Module Hierarch									
	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline	type	
🔺 🐹 dct	4	8	1547	624	512	377	dataflow		
▷ odct_2d	2	8	949	447	376	376	none		
write_data	0	0	39	63	67	67	none		
read_data	0	0	39	55	67	67	none		
Performance Prof	ile 🛛	트 Re	source	e Profi	le				
						Pipeline	d Laten	cy I	nitiation Interval
▲ ● dct_2d						-	376	3	376
Row_DCT_	Loop					no	120	-	
<ul> <li>Xpose_Row</li> </ul>	v_Outer_	Loop_)	Xpose_	Row_	Inner_Loop	yes	65	1	L
Col_DCT_L		no	no 120 -						
<ul> <li>Xpose_Col</li> </ul>	Outer_L	oop_X	pose_(	Col_Inr	ner_Loop	yes	65	1	L

#### (b) Zybo

#### Figure 31. Performance analysis after the DATAFLOW directive

One of the limitations of the dataflow optimization is that it only works on top-level loops and functions. One way to have the blocks in dct\_2d operate in parallel would be to pipeline the entire function. This however would unroll all the loops and can sometimes lead to a large area increase. An alternative is to raise these loops up to the top-level of hierarchy, where dataflow optimization can be applied, by removing the dct\_2d hierarchy, i.e. inline the dct\_2d function.

7-2-3. Switch to the Synthesis perspective.

# **Apply INLINE Directive**

Step 8

- 8-1. Create a new solution by copying the previous solution (Solution5) settings. Apply INLINE directive to dct\_2d. Generate the solution and analyze the output.
- 8-1-1. Select Project > New Solution.
- 8-1-2. A Solution Configuration dialog box will appear. Click the Finish button (with Solution5 selected).
- 8-1-3. Select the function dct\_2d in the directives pane, right-click on it and select Insert Directive...
- **8-1-4.** A pop-up menu shows up listing various directives. Select **INLINE** directive.

The INLINE directive causes the function to which it is applied to be inlined: its hierarchy is dissolved.

- 8-1-5. Click on the Synthesis button.
- **8-1-6.** When the synthesis is completed, the synthesis report will be opened.



- **8-1-7.** Observe that the latency reduced from 507 to 479 clock cycles for ZedBoard (513 to 499 clock cycles for Zybo), and the Dataflow pipeline throughput drastically reduced from 374 to 106 clock cycles (514 to 114 clock cycles for Zybo).
- 8-1-8. Examine the synthesis log to see what transformations were applied automatically.
  - The dct\_1d function calls are now automatically inlined into the loops from which they are called, which allows the loop nesting to be flattened automatically.
  - Note also that the DSP48E usage has doubled (from 8 to 16). This is because, previously a single instance of dct\_1d was used to do both row and column processing; now that the row and column loops are executing concurrently, this can no longer be the case and two copies of dct\_1d are required: Vivado HLS will seek to minimize the number of clocks, even if it means increasing the area.
  - BRAM usage has increased once again (from 4 to 6), due to ping-pong buffering between more dataflow processes.

#### Figure 32. Console view after INLINE directive applied to dct\_2d

8-1-9. Switch to the Analysis perspective, expand the Module Hierarchy entries, and select the dct entry.

Observe that the dct\_2d entry is now replaced with dct\_Loop\_Row\_DCT\_Loop\_proc, dct\_Loop\_Xpose\_Row\_Outer\_Loop\_proc, dct\_Loop\_Col\_DCT\_Loop\_proc, and dct\_Loop\_Xpose\_Col\_Outer\_Loop\_proc since the dct\_2d function is inlined. Also observe that all the functions are operating in parallel, yielding the top-level function interval (throughput) of 106 clock cycles.

🗄 Module Hierarchy 🔲 🖻 🗖							
	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type
⊿ 🔀 dct	6	16	2282	579	495	114	dataflow
Loop_Row_DCT_Loop_pr	0	8	561	113	113	113	none
Loop_Col_DCT_Loop_pr	0	8	561	113	113	113	none
<ul> <li>write_data</li> </ul>	0	0	32	62	66	66	none
Loop_Xpose_Col_Outer	0	0	30	64	66	66	none
Loop_Xpose_Row_Outer	0	0	29	56	66	66	none
read_data	0	0	29	54	66	66	none

## (a) ZedBoard



🗄 Module Hierarchy 🗉 🖻 🗖								
	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type	
⊿ 🕅 dct	6	16	2405	583	499	114	dataflow	
Loop_Row_DCT_Loop_pr	0	8	603	113	113	113	none	
Loop_Col_DCT_Loop_pr	0	8	603	113	113	113	none	
write_data	0	0	39	63	67	67	none	
read_data	0	0	39	55	67	67	none	
Loop_Xpose_Row_Outer	0	0	41	57	67	67	none	
Loop_Xpose_Col_Outer	0	0	40	65	67	67	none	

# (b) Zybo

## Figure 33. Performance analysis after the INLINE directive

8-1-10. Switch to the Synthesis perspective.

# Apply RESHAPE Directive

Step 9

- 9-1. Create a new solution by copying the previous solution (Solution6) settings. Apply the RESHAPE directive. Generate the solution and understand the output.
- 9-1-1. Select Project > New Solution.
- 9-1-2. A Solution Configuration dialog box will appear. Click the Finish button (with Solution6 selected).
- **9-1-3.** Select **PARTITION** directive applied to the **buf\_2d\_in** array of the dct function in the Directive pane, right-click, and select **Modify Directive**. Select **ARRAY\_RESHAPE** directive, enter 2 as the dimension, and click **OK**.
- **9-1-4.** Similarly, change **PARTITION** directive applied to the **col\_inbuf** array of the dct\_2d function in the Directive pane, to **ARRAY\_RESHAPE** with the dimension of **2**.
- 9-1-5. Assign the **ARRAY\_RESHAPE** directive with dimension of 2 to the **dct\_coeff\_table** array.

▲ ● dct_1d					
×II dct_coeff_table					
% HLS ARRAY_RESHAPE variable=dct_coeff_table complete dim=2					
DCT_Outer_Loop					
▲ ● dct_2d					
% HLS INLINE					
×[] row_outbuf					
×II col_outbuf					
×II col_inbuf					
% HLS ARRAY_RESHAPE variable=col_inbuf complete dim=2					
Row_DCT_Loop					
V Xpose_Row_Outer_Loop					
🚏 Col_DCT_Loop					
# Xpose_Col_Outer_Loop					
read_data					
write_data					
⊿ ● dct					
% HLS DATAFLOW					
input					
output					
×II buf_2d_in					
% HLS ARRAY_RESHAPE variable=buf_2d_in complete dim=2					
×II buf_2d_out					

Figure 34. RESHAPE directive applied

- 9-1-6. Click on the Synthesis button.
- **9-1-7.** When the synthesis is completed, the synthesis report is automatically opened.
- **9-1-8.** Observe that both latency (increased from 495 to 623 for ZedBoard and from 499 to 627 for Zybo) and Dataflow pipeline throughput (increased from 114 to 131 for ZedBoard and 114 to 132 for Zybo) has regressed. The BRAM resource utilization increased from 6 to 22 for both ZedBoard and Zybo.
  - Reviewing the synthesis log will provide some clues. There are warnings in the scheduling phase for read\_data stating that II=1 could not be achieved. In fact, read\_data complains about the conflict of read and write operations.
  - The problem here is due to the fact that an update to a single element in a reshaped array requires that the entire word be read, the single element updated and the entire word written back: an array that has been reshaped requires a read-modify-write cycle (Vivado HLS does not implement byte-masking on writes).
  - This operation negatively impacts the maximum write bandwidth for such an array.
- **9-1-9.** Thus it can be seen the directives have to be applied carefully.
- 9-1-10. Close Vivado HLS by selecting File > Exit.



# Conclusion

In this lab, you learned various techniques to improve the performance and balance resource utilization. PIPELINE directive when applied to outer loop will automatically cause the inner loop to unroll. When a loop is unrolled, resources utilization increases as operations are done concurrently. Partitioning memory may improve performance but will increase BRAM utilization. When INLINE directive is applied to a function, the lower level hierarchy is automatically dissolved. When DATAFLOW directive is applied, the default memory buffers (of ping-pong type) are automatically inserted between the top-level functions and loops. The RESHAPE directive will allow multiple accesses to BRAM, however, care should be taken if a single element requires modification as it will result in read-modify-write operation for the entire word. The Analysis perspective and console logs can provide insight on what is going on.

# Answers

1. Answer the following questions for dct:

Estimated clock period:	6.38 ns
Worst case latency:	3959 clock cycles
Number of DSP48E used:	1
Number of BRAMs used:	5
Number of FFs used:	272
Number of LUTs used:	353

