

XVI Incontri di Fisica della Alte Energie 19-21 April 2017

Location: Trieste – Italia Address: Università degli Studi di Trieste Via Valerio nº 12/2 I-34127 Trieste (TS)

Design and simulation of a TDC to 20ps in BiCMOS for different applications.

Authors: S.Bruno (university and INFN Roma TorVergata)

salvatore.bruno@roma2.infn.it

Co-authors: R.Cardarelli, A.Caltabiano, A.Di Ciaccio, L.Pizzimento, A.Rocchi (university and INFN Roma TorVergata)

ABSTRACT:

The measurement of time plays a fundamental role in many physics experiments. The TDC, Time to Digital Converter, is a device that returns a time interval every time the there's two input pulses. This device can be applied in many physics experiments because we are can convert physical events in pulses so as to measure the time between two pulses. In the data output from the TDC they are presented in binary order to simplify the work in the following processing steps. It can be applied in many fields where it is required a very accurate temporal resolution, such as for example high-energy physics[3,4,5,7] and in the medical. The TDC we are planning has a time resolution of 20ps, it uses the SiGe BiCMOS technology 0.13um[1,2] and it will be used in the medical field in particular in the TOF-PET[6] that leverages the time of flight for the reconstruction of the image.

Block diagram and functioning, one TDC channel, first run.







Fig. 1: Diagrams blocks of the first prototype of the TDC, run in February 2016

Fig. 2: Example delay time of the VCO, powered at 2.5V

VCO

In this device, varying the supply voltage of a logic gate, we can control the transit time of a signal that passes through it. For the VCO we have chosen to use an odd number of inverters, using negative feedback, to create a ring oscillator that we control by power supply. This operation makes it possible to create a local controlled oscillator with a operating range of this devise is between 1ns and 18ps. In the fig.2 we can see the simulation of the seven outputs of the VCO, supplied at 2.5V that its has a delay time of about 23ps. The structure of the ring oscillating permit to divide the period in 14 different intervals. The size of each interval is determined by the supply voltage of the gate. In the fig. 3 each interval corresponds to a unique binary combination that will be read and sampled by the memory block.

MEMORY BLOCK

The secondo block is the memory, is realized by 7 flip-flops. They are used for reading and storing the temporal intervals of the VCO. The sampling frequency is controlled by a external signal, called LATCH, which is connected to pin clock present in all the FLIP-Flops. From the simulations we found that the maximum sampling frequency is 100MHz.

<u>ENCODER</u>

Is a device that encodes the 14 intervals of the VCO in a 4-bit binary code. On the fig. 4 there is the internal circuit made of logic gates.

The finaly layout is realized without the help of auto-ruting programs to maximize the gains, favouring the fast and delicate part of the TDC.



Fig. 3: Out of the VCO and respective binary code that will be read from the block memory.



Simulation and results



VCO results.

On fig 6 there is the results of the simulations to the fig 7 the results of the test bench. Comparing them, we observe a decrease of about 35%, as we expected passing from the simulation on the test bench. The oscillations shown in red are caused because we applied a higher voltage respect the foundry declarations. We can see that the measurement are repeatable in the operating range of 0.7V - 2.4.



Initiation of the second second

fig. 6: Range Frequency oscillation Vs applied voltage.

TDC Time jitter measurement



REFERENCE:

[1] Ihp - innovations for high performance microelectronics. https://www.ihp-microelectronics.com/en/start.html.
[2] Lawrence E Larson. Sige hbt bicmos technology as an enabler for next generation communications systems. 2004.

- [3] M Ullán. Evaluation of two sige hbt technologies for the atlas slhc upgrade. 2008.
- [4] R. Cardarelli. Presentation on Si-Ge needs for high quality amplifier -http://indico.cern.ch/event/212356
- [5] R- Cardarelli. RPC front-end electronics for phase 1 and 2 https://indico.cern.ch/event/469593
- [6] L. Paolozzi. TOF at ~10 ps with SiGe BJT Amplifiers https://indico.cern.ch/event/439487
- [7] R. Cardarelli. Review of RPC front-end electronics requirements https://indico.cern.ch/event/282495

TDC results

The test on the TDC has been executed measuring the time corresponding to the rise time of a signal at 100MHz, generated by a stimulus system MFS 9003 of the Tektronix. The difference of the times ΔT , measured on a sample of 954 events, is shown in fig. 8 and exhibits a gaussian jitter 15.2ps; since it corresponds 2 values, the error on the single measure è $\sigma/V(2) = 10.77$ ps.

Acknowledgement:

A special thanks to Luigi Di Stante for the continuous technical support useful for the realization of the prototypes.