



Status of the R&D for the NUMEN experiment



<u>D. Lo Presti</u>

for the NUMEN Project


Overview

- Upgrade of the CS and MAGNEX spectrometer
 - New beam lines for NUMEN
 - MAGNEX Focal Plane Detector
- Upgrade of Focal Plane Detector for NUMEN
 - R&D activities
 - Conclusions

Upgrade of the CS accelerator and MAGNEX spectrometer

Motivations

- The LNS set-up is today an ideal one for the research objectives of NUMEN even at a worldwide perspective.
- However, a main limitation on the beam current delivered by the accelerator and the maximum rate accepted by the MAGNEX focal plane detector must be sensibly overcome in order to systematically provide accurate numbers to the neutrino physics community in all the studied cases.
- The upgrade of the LNS facilities in this view is part of this project.
- For a systematic study of the many "hot" cases of ββ decays an upgraded set-up, able to work with two orders of magnitude more current than the present, is thus necessary.
- The CS accelerator current (from 100 W to 5-10 kW);
- The beam transport line transmission efficiency to nearly 100%




Upgrades and new beam lines for NUMEN

- TEst BEam facility: (Poster 25 A. Russo)
- Available of beams for short tests
- low emittance beam line for test of tracking detectors
- Working in parallel with MAGNEX activities
- ➤ Gas chamber (built at UNAM-Mexico) to be installed in

TE.BE.





- Post-stripper study for the (²⁰Ne,²⁰O) double charge exchange reactions at zero degrees within the NUMEN experiment. (Poster 23 G. Santagati)
- Study and Design of the target for the NUMEN Experiment.


(Poster 14 F. Pinna)

- New power supplies for the MAGNEX spectrometer (QD) to increase magnetic rigidity under NUMEN conditions
- Design of Beam Dump in MAGNEX hall

MAGNEX Focal Plane Detector (FPD)

Two tasks to accomplish:

- 1) High resolution measurements at the focal plane of the phase space parameters $(X_{foc}, Y_{foc}, \theta_{foc}, \phi_{foc})$
- 2) Identification of the reaction ejectiles (Z,A)



- crucial aspect for heavy ions

M.Cavallaro et al. EPJ A 48: 59 (2012) D.Carbone et al. EPJ A 48: 60 (2012)

• Gas-filled hybrid detector

Drift Chamber 1360mmx200mmx96mm, Pure isobutane pressure range: 10-100 mbar; 600-1200 Volt, wires 20 micron

Wall Si 500 and 1000μm - 20 columns x 3 rows

Ion Identification

- 60 Silicon Detectors -> E_{res}
- 6 Proportional Wires -> △E

Ray Reconstruction

6 Induction Strip -> X_1 , X_2 , X_3 , X_4 , X_5 , X_6 - -> X_{foc} , θ_{foc} 6 Drift Chambers (DC) -> Y_1 , Y_2 , Y_3 , Y_4 , Y_5 , Y_6 -> Y_{foc} , ϕ_{foc}


DC1

DC4 DC5 DC6 Silicon detectors

PID Wall of 60 Silicon detectors 7 X 5 cm² each Covered area 100 X 20 cm² Thickness 500 – 1000 μm

MAGNEX FPD Front-end and Read-Out (FE-RO) Electronics


- **Pads** read-out by **GASSIPLEX** chip (16 channel) in gas to reduce vacuum connectors.
- Each channel features a charge-sensitive amplifier, a switchable filter, a shaping amplifier and a track and hold circuit.
- Sequential analog output transfer -> 4 daisy-chained chips.
- DC signal pre-amplified and multiplexed at trigger.
- Digitization by CAEN V1724 module.
- Analog signal are amplified and sampled by 14 bit 100 MS/s ADC.
- · Digitized values transferred when over threshold.
- A CAEN V1495 VME programmable logic, externally triggered by a proper trigger signal from silicon and DC detectors (TRIGGER), controls the GASSIPLEX chips and ADC in order to perform the readout operations.
- Software pedestal calibration and data alignment.
- Influence of Front-End power dissipation on the gas.



Overall dead time (about 300 µs)







Upgrade of the Focal Plane Detector for NUMEN

Multiwire gas tracker and ΔE stage

Wall of 60 Silicon detectors



Limited to 1-2 kHz

Double-hit probability at 500 kHz > 30 % Higher granularity needed Radiation Hardness critical:

10¹⁴ ions/cm² in ten years of activity

Si detector dead @ 10⁹ implanted ions/cm²

Upgrade of detector and Electronics: (Full Custom Development)

Multiwire gas tracker	Gas Tracker based on micro-pattern (No Δ E) GEM/THGEM (Talk Marco CORTESI Sat 10:30)
7x5 cm ² silicon pad wall 500 kHz	SiC Telescope wall (∆E+E) Higher granularity and radiation hard VMM ASIC (front-end + digitizer)
GASSIPLEX front-end + CAEN Digitizers	System on Module (SOM) for fast read-out Use of the same FE-RO chain for all the detectors
Redesigned Segmented Anode	Digital Tracking + Time + Δ E (VMM) 1500 channel Tracker+ 2000 channel PID wall

 Gamma calorimeter: study and scintillator read-out test - IFUSP – San Paolo to separate DCE cascade gamma rays
 (Talk J.R.B. De Oliveira Thu 15:30)


Upgrade of detector: Backup R&D

- Scintillating Gas + SiPM based Tracker (Poster 7 G. Gallo)
- Phoswitch based PID wall

D. Lo Presti, CNNP17 October 15-21, 2017

Thick-Gas Electron Multiplier (THGEM)

Manufactured by standard PCB techniques of precise drilling in G-10/FR-4 (and other materials) and Cu etching



- Effective single-electron detection
- High gas gain ~10⁵ (>10⁶) @ single (double) THGEM
- Few-ns RMS time resolution
- Sub-mm position resolution
- MHz/mm² rate capability
- Cryogenic operation: OK
- Gas: molecular and noble gases
- Pressure: <u>1mbar few bar</u>
- Reduced ion feedback
- No need for operation in clean room

L. Periale et al., NIM A478 (2002) 377 P. Jeanneret, PhD thesis, Neuchatel U., 2001 P.S. Barbeau et al, IEEE NS50 (2003) 1285 R. Chechik et al., NIMA 535 (2004) 303

Dr. Marco CORTESI on 21 Oct 2017 from 10:30 to 11:00

PID requirements for NUMEN

Target

✓ p-n junctions✓ Schottky diodes

- Wide bandgap (3.3eV)
- ⇒ It has much lower leakage current than silicon
- Signal (for MIP !): Diamond 36 e/μm SiC 51 e/μm Si 89 e/μm
- ⇒ It has more charge than diamond Si/SiC≈2
- Higher <u>displacement</u> than <u>threshold</u> silicon
- ⇒ radiation harder than silicon



- ✓ 1x1 cm² ∆E-E telescope
 ✓ thickness of ∆E stage 100 µm
 ✓ thickness of E stage 500-1000 µm
 - **SiC detectors**

Tetrahedron of Carbon and Silicon atoms with strong bonds in the crystal lattice.

- Very hard and strong material!
- High degree of segmentation to avoid double hit events


(Poster 27 G. Litrico)


- The Schottky diodes are fabricated by epitaxy onto high-purity 4H–SiC n-type substrate.
- Challenges in the growth of bulk SiC: to grow large single crystals in large quantities is a problem (Defects in SiC)
- Technological Challenge!

SICILIA

Silicon Carbide Detectors

FRONT-END Electronics VMM chip - Brookhaven National Laboratories






• 64 linear front-end channels:

- low-noise charge amplifier (CA) with adaptive feedback;
- test capacitor and pulse generator for calibration;
- adjustable polarity;
- optimized for a capacitance of 200pF and a peaking time of 25 ns.
- third-order shaper (DDF) adjustable peaking time in four values (25, 50, 100, and 200 ns);
- Stabilized band-gap referenced baseline;
- <u>Gain adjustable in eight values (0.5, 1, 3, 4.5, 6, 9, 12, 16 mV/fC).</u>
- Many mode of operation, selected "<u>continuous digital</u>":
 - <u>38 bit generated for each event read-out @ about 200 MHz;</u>
 - Id channel-peak amplitude (10b) time stamp (10b);
 - 4-event deep de-randomizing FIFO per channel, read-out token ring;
 - 8 LVDS digital channel required for the read-out and control of the chip;
- <u>Power dissipation 4 mW per channel</u>.

(Poster 19 D. Bongiovanni)


130nm 1.2V 8-metal CMOS technology from IBM




VMM Measured Pulse Response

BROOKHAVEN


- Suitable for different detector capacitances
- Wide range of measurement parameters
- Test pulse pattern embedded





G. De Geronimo, in "Medical Imaging" by Iniewski


timing resolution



(Poster 19 D. Bongiovanni)

Design of the FPD Anodes PCB

- Two plane of 1500 capacitive-coupled strips (750 μm strip pitch)channels: time (<ns) and charge (8 bit)
- Low capacitance for high rate and low noise;
- Read-out by VMM;
- Modular (standard PCB technologies);
- Possible integration with THGEM in gas.
- Tracking by samples of the ion trajectory:
 5 trenches orthogonal to the bottom strips




Only a portion of the strip is

exposed to electrons

Тор

Bottom


New Tracker prototype



Read-out Electronics – System On Module

Read-out of VMMx chips will be performed by a SOM based board, custom designed for the experimental demands:

- Low Power;
- Radiation Tolerance;
- Low Cost;
- Re-configurability;



Processor SoC

Xilinx Zynq-7020 667 MH Dual-Core ARM Cortex-A9 Artix-7 FPGA Fabric

Size and Power

50.8mm x 78.2mm (2 in. X 3 in.) Typical Power: 3 W to 5 W

Memory

Nonvolatile: 512 MB DRAM: 512 MB

Operating Temperature

Re-programmable Intelligence on board for:

- composite trigger strategies;
- Slow control;
- Calibration;
- Overall synchronization;
- Gigabit Ethernet to maximize data throughput.

Poster 20 D. Bonanno








Dedicated Processor I/O

- Gigabit Ethernet
- USB Host
- USB Host/Device
- SDHC
- · Serial TX/RX (console out)

FPGA I/O

- 16 SE fixed at 3.3V
- 144 SE/72 diff pairs with IO level selection
 3 Banks with user supplied voltage
- Configurable Peripherals: Gigabit Ethernet, RS232 x3, RS485 x2, CAN x2

FE-RO + DAQ Architecture




•

FE-RO Radiation Tolerance

1. VMM Radiation Tolerance and SEU

To mitigate the SEU effects in the VMM storage elements two different techniques are used:

- 1. Dual Interlocked Cells (DICE) for the protection of the configuration register;
- 2. The more common Triple Modular Redundancy (TMR) for the state machines and possibly the BCID register.



The first version of the VMM was tested in the NSCR Demokritos Tandem accelerator by ATLAS collaboration.

The VMM1 was irradiated in the area of the configuration registers for 44 h *n* of energy range 18-22 MeV achieving an integrated n flux of 3.1 × 10¹¹ n cm⁻².

The measured cross-section found to be $(4.1\pm7) \times 10^{-14} \text{ cm}^2/\text{bit}$.

This shows a probability of 60 SEU/y/VMM2 for the NSW expected n flux.

Deep sub-micron technologies are known to be immune to much higher TID doses because of increasingly thinner oxide layers which can trap smaller amounts of charge.

Although not expected to be a problem, the VMM3 will be tested for TID tolerance in the ⁶⁰Co source irradiation facility at BNL.

2. SOM Radiation Tolerance and SEU

No Data available for SOM by National Instruments. First measurements in November 2017 at São Paulo.

ITER (International Thermonuclear Experimental Reactor) Guidelines Expected Gamma Radiation Effects

- For the system and individual components, at what dose level is there;
- Degradation in analog signal performance;
- Partial and/or temporary functional failures;
- Permanent failure

Expected Neutron Radiation Effects

- Corrupt data in the SRAM or other memory of a CPU or ADC board;
- Hang-up of the CPU or ADC board requiring a reboot;
- Corrupt configurations in FPGA or other programmable devices requiring reconfiguration to continue operation;
- Permanent failure.

Conclusions

- Leading R&D:
 - Construction of the FPD prototype (end of 2017):
 - 3 VMM3 FE-RO Module final design (Poster 19 D. Bongiovanni)(Poster 20 D. Bonanno)
 - Validation of the FPD tracker design @TE.BE.:
 - Pitch, capacitance and interconnections;
 - (Vacuum sealing,...)
 - GEM/THGEM
 - Electric Field simulation and optimization
 - SiC PID wall SICILIA
 - New Beam lines for NUMEN experiments at INFN-LNS
 - Post-stripper study for the (²⁰Ne,²⁰O) double charge exchange reactions at zero degrees within the NUMEN experiment
 - Overview on the Study and Design of the target for the NUMEN Experiment (Poster 14 F. Pinna)
- Gamma Wall spectrometer development (Talk J.R.B. De Oliveira Thursday 15:30)
- Test of radiation tolerance for FE-RO electronics (Nov. 2017)
- Backup R&D in progress:
 - Optical Tracking FPD
 - Phoswitch PID

(Poster 7 G. Gallo)

(Talk M. Cortesi Saturday 10:30)

(Poster 27 G. Litrico)

(Poster 25 A. Russo)

(Poster 23 G. Santagati)




Thank you

Contacts <u>Domenico.lopresti@ct.infn.it</u> Skype: Domenico.Lo.Presti

Scheme of connections

0.80 mm SAMTEC SEARAY[™] High-Speed/High-

- No need for vacuum connectors;
- Ease of installation;
- Same solution for all the FPD detectors;



FE-RO Architecture: some numbers

• FE-RO Module:

- *3 VMMx chip -> 1 SOM*
- 192 input -> 1 Gb/s Ethernet
- If 0.75 mm pad -> 1.44 MHz max event rate per Module;
- 38 bit/event+ 5 bit (id chip and id Module) *number of strips involved * number of layers= 43 bit/event*3*5=645 bit

(plus id chip and id Module);

• Max Data Throughput = 0.929 Gb/s per Module;

• Timing strategy

- Synchro SOM:
 - BC clock to all Modules = 10 MHz;
 - Enable all Modules;
- Each Module (SOM):
 - counts BC clock edges up to $4096 = 409.6 \ \mu s;$
- Each VMMx chip measures time from peak to next BC edge @ 488 ps resolution.