SuperB IFR: outline of the IFR DAQ electronics



Summary

- prototype detector and electronics for a proof of principle
- status of IFR prototype development
- updated IFR detector data bandwidth and event size estimates





outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle "IFR ABCD" card features:



di Fisica Nucleare





• <u>ampli: two stage w/discrete components:</u> BGA2748(0.42\$ea) + BGA2716(0.33\$ea)

• <u>discri: ADCMP562BRQ (PECL out, dual,</u> 2.7\$ea) or ADCMP563BRQ (ECL out, dual,

<u>2.7\$ea)</u>

For the readout in timing mode of the SuperB IFR prototype it is foreseen to use two comparators at different thresholds (2.5 pe and 1.5 pe for instance) for each sensor

• DAC: LTC2625CGN#PBF (I²C, 12bit, octal, 11.63\$ea)

• FPGA: ALTERA <u>EP3C40Q240C8 (80\$ ea)</u>, Cyclone III family, 40KGates

signal connector compatible with BaBar
 IFR signal cables (re-usable): KEL 8831E 034-170LD (3€ea for the PCB-mount+
 6.5€ea for the cable mount)

Total **"IFR_ABCD"** needed for prototype readout : **8**

In the board for the final DAQ the Cyclone III will be replaced by a simpler ALTERA MAX-II CPLD (flash-based)

4

Outline of readout electronics for the SuperB IFR prototype



"IFR_ABCD" card schematic: amplifier stage based on the MMIC amplifiers BGA2748/BGA2716



IFR_ABCD card: MMIC ampli design & test, schematics, and layout pre-placement by R. Malaguti, INFN-Ferrara





IFR_ABCD card: MMIC ampli design & test, schematics, and layout pre-placement by R. Malaguti, INFN-Ferrara



Outline of readout electronics for the SuperB IFR prototype



Outline of readout electronics for the SuperB IFR prototype





"IFR TLU" card features:

• it is simply the "IFR_FE_BiRO_DC" (plugged in a specific location of the LST_FE backplane) in which the section based on the ALTERA MAX-II CPLD is activated.

The CPLD performs programmable (via USB 1.0 ?) combinatorial functions on the "Fast-OR" signals coming from the "LST_FE" cards to generate the trigger requests to the DAQ.

the "IFR_TLU" provides level translators and connections to:

- the LST_FE crate backplane

- the Trigger Logic Unit I/o port (which includes an Open Collector "Busy" Line driven by the FE cards)

- additional inputs for external trigger sources

outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle

Multihit TDC candidates:



A unique feature of the trigger matching in the HPTDC is its capability to assign hit measurements to multiple triggers. This becomes important in applications with large drift times and closely spaced triggers. <u>Hits are only removed from the L1 buffers if they are older</u> (not within matching window) than the latest processed trigger or have been found "rejectable" by a special reject function.



On-chip trigger matching could be exploited with great advantage when the L1 trigger is at fixed latency w.r.t. the event, as proposed by D.Breton (LAL), U.Marconi (INFN) in: "Proposal for the Electronics Trigger and DAQ architecture of SuperB".

But...→

outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle Multihit TDC candidates:

... continuing:

the L1 trigger handling outlined in « Modelisation of SuperB Front-End Electronics » (Christophe Beigbeder, Dominique Breton, Jihane Maalmi) cannot be performed by the HP-TDCs on chip trigger matching function \rightarrow ALL DATA MUST BE TRANSFERRED FROM THE TDC TO AN OFF-CHIP DATA STORAGE MANAGED BY AN FPGA WHICH COULD IMPLEMENT THE MODELS SUGGESTED IN THE PAPER:



outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle



11

Outline of readout electronics for the SuperB IFR prototype : status

Current status:

• IFR_ABCD:

- the schematic of the motherboard is complete and it has been sent out for layout.
- the design of the schematic for the daughter card carrying the on-board FPGA has started
- active components have been ordered.

• IFR_Fe_BIRO, IFR_TLU:

- the motherboard consists of a Cyclone III development kit; a simple reference design based has been implemented to test I/O operation of the board through the GbEthernet interface.

- HSMC adapters have been purchased to breadboard the interface card; schematic design will start after breadbord test.

• modules for timing mode readout:

- the TDC, the crate and a stand-alone software for TDC readout exist; this software must be adapted to a larger DAQ framework.

• LST_FE crate:

- a fully equipped "LST_FE" crate, provided by INFN_Genova, is in Ferrara

·IFR_DAQ:



- Code is being written to simulate the generation of events by the IFR_FE_BiRO and the TDC and test data collection and histogramming

outline of the IFR DAQ electronics: original layout of DAQ electronics



Fisica Nucleare

outline of the IFR DAQ electronics: data bandwidth estimates



XI SuperB Workshop - LNF

Fisica Nucleare

Dec 2 2009

7 A. Radiation Tolerance

The crate will operate in a moderate hostile environment for what concerns total levels of radiation (Table 1) [8]. If damages for total integrated dose are likely to be negligible, protections for latchups are needed, as well as an adequate SEU protection/detection.

Table 1: The expected doses and hadron fluences for 10 years

Total dose	1.2 Gy
Neutron fluence (>20 MeV):	2.1 10 ⁹ cm ⁻²
Max Charged hadron/neutron (>20MeV)	89 Hz/cm ²
fluence rate	

The SEL protection is achieved by dividing each board in sections with separate power supply. Each section is independently monitored and "protected" by a current-limiting device (MAX893L), while an Atmel μ C handles the section ON/OFF status: if SEL faults are signalled by the relevant indicators, the Atmel μ C detects them and switches off the sections with SEL faults in order to correct the SEL condition and to avoid permanent damages.

The SEU protection/detection architecture is based on radiation tests carried on the key components of the ALICE TOF readout modules [9]. Such tests reported an esteem of the SEU rates and helped to select the proposed components. The implemented solution was then the following: Flash based FPGA Actel ProAsic Plus (APA 750), which are substantially immune to SEU in the configuration bits, are used for vital sections, while other sections use RAM based ALTERA FPGA (reprogrammed after a CRC error). The SRAM implements a CRC check in order to identify NOT valid data. No SEE effect was observed in the Flash and in the Atmel μ C (ATMEGA). The HPTDC look-up tables will be periodically monitored via CRC and require reload from Flash memory.

A.Cotta Ramusino, INFN Ferrara

14

SuperB-IFR numerology:

```
• Barrel: N_Barrel = 3600 scintillator bars
( quoting G. Cibinetto )
```

Assuming:

• readout in TIMING mode with N_th (=2) thresholds: both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

- each scintillator is readout from N_sides (=2) ends
- -> total number of TDC channels: N_TDC_ch

N_TDC_board = N_TDC_ch / 64 = 225

W.Sands., Princeton Univ., 2003

Hopefully the tests on the prototype will show that it will be possible to keep: $N_{th} = 1$

but in the meantime it is better to brace for the worst!

III Multihit TDC ASICs currently available assume a reference clock of 40MHz meanwhile the latest document edited by D.Breton and U. Marconi assumes a 56.25MHz clock: it might be an issue III



SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate : $O(100 \text{Hz}) / \text{cm}^2$ (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)



if we do L1 trigger matching on board

--- BARREL

- assuming a 150ns trigger window

- assuming that trigger matching is performed at the front end cards

- assuming a "hit rate per scintillating element" of 1MHz per channel in the barrel (500Khz of "physics" + 500KHz of dark count rate because of the low threshold needed to improve timing precision)

- assuming that an event from an "IFR_TDC" board is built like outlined below:

•Header = Board ID + Frame ID (allows to reconstruct <u>ABSOLUTE</u> timing for hit records) : 12 Byte

• Channel ID + hit timing information <u>RELATIVE</u> to beginning of frame : 4 Byte per Hit

• Trailer = L1_Trigger_Data + WordCount + error code: 12 Byte

- assuming that on each TDC half of the channels has a 1MHz input rate and half has a 500KHz input rate \rightarrow

The TDC event size and data rates can be estimated as follows:

and thus the "trigger matched" data rate produced by each "IFR_TDC" is:

<"IFR_TDC" data rate> = 150KHz * 0.06kB ≈ 9MB/s









For bars read out in "binary" mode N_sides has settled to: 1



19

SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate : $O(100 \text{Hz}) / \text{cm}^2$ (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

"Dark count" rate : for a 1mm ² SiPM by FBK: (quoting R.Malaguti, L.Milano test results in Ferrara)	
@ 0.5pe threshold	@ 2.5pe threshold
- @ 25°C, 34.4V: ≈ <mark>360kHz</mark>	- @ 25°C, 35V: ≈ 20kHz
- @ 5°C, 33.8V: ≈ 128kHz	- @ 5°C, 34V: ≈ 6.3kHz

It was a scale with the sensor's area and we don't know yet which would be the final area of the sensor of choice (a 4mm² is also being considered)

III We need to have, on each processing channel, just one comparator with a 2.5pe threshold

 \rightarrow The dark count rate @ 2.5pe threshold is just a fraction of the physics rate

Let's consider a "Hit" rate of:

Hit_rate = physics_rate + dark count_rate ≈ 600kHz per BiRO input



if we do L1 trigger matching on board

```
- assuming a 150ns trigger window
```

- assuming that trigger matching is performed at the front end cards

```
- assuming a "hit rate per scintillating element" of 600kHz per channel in the endcaps (500Khz of "physics" + 100KHz of dark count rate because in the endcap we can set a higher threshold w.r.t the barrel)
```

- assuming that an event from an "IFR_BiRO" board is built like outlined below:

Header = Board ID + Frame ID (allows to reconstruct <u>ABSOLUTE</u> timing for hit records)
: 12 Byte

•8 samples within the trigger window for all 128 inputs \rightarrow 8 * (128/8) = 128 Byte

•Trailer = L1_Trigger_Data + WordCount + error code: 12 Byte

```
The "IFR_BiRO" event size and data rates can be estimated as follows:

"IFR_BiRO" event size> = 12 + 128 + 12 \approx 0.152kB

and thus the "<u>trigger matched</u>" data rate produced by each "IFR_BiRO" is:

"IFR BiRO" data rate> = 150KHz * 0.152kB \approx 22.8MB/s
```





