# SuperB IFR: outline of the IFR DAQ electronics



## Summary

- prototype detector and electronics for a proof of principle
- status of IFR prototype development
- $\cdot$  updated IFR detector data bandwidth and event size estimates



outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle



SuperB-IFR prototype readout electronics (baseline):

Fisica Nucleare

- "IFR\_ABCD": sensor Amplification, Bias-conditioning, Comparators, (new!) Data processing:
- it samples the level of the comparators outputs @ >= 80MHz and stores it, pending the trigger request
- "IFR\_FE\_BiRO": collects data from IFR\_ABCD cards upon trigger request and sends it to DAQ PC (via GbE)
- "CAEN\_TDC": a multi-hit TDC design based on CERN HP-TDC; hosted in a VME crate and read out via a VME CPU or via a VME-PCI bridge to the DAQ PC

• "IFR\_TLU": a module (Trigger Logic Unit) to generate a fixed latency trigger based on primitives from the IFR prototype itself or from external sources

outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle "IFR ABCD" card features:



# dimensions: VME 6U x 220mm



• <u>ampli: two stage w/discrete components:</u> BGA2748(0.42\$ea) + BGA2716(0.33\$ea)

• <u>discri: ADCMP562BRQ (PECL out, dual,</u> 2.7\$ea) or ADCMP563BRQ (ECL out, dual,

# <u>2.7\$ea)</u>

For the readout in timing mode of the SuperB IFR prototype it is foreseen to use two comparators at different thresholds (2.5 pe and 1.5 pe for instance) for each sensor

• DAC: LTC2625CGN#PBF (I<sup>2</sup>C, 12bit, octal, 11.63\$ea)

• FPGA: ALTERA <u>EP3C40Q240C8 (80\$ ea)</u>, Cyclone III family, 40KGates

signal connector compatible with BaBar
 IFR signal cables (re-usable): KEL 8831E 034-170LD (3€ea for the PCB-mount+
 6.5€ea for the cable mount)

Total **"IFR\_ABCD"** needed for prototype readout :

1 for each of 4 BiRO planes (readout at only one end of scintillator) +

1 for each of 4 planes read with TDCs (readout at both ends of scintillator) TOTAL "IFR\_ABCD" cards: 8

A.Cotta Ramusino, INFN Ferrara

Outline of readout electronics for the SuperB IFR prototype



"IFR\_ABCD" card schematic: amplifier stage based on the MMIC amplifiers BGA2748/BGA2716



**IFR\_ABCD card:** MMIC ampli design & test, schematics, and layout pre-placement by R. Malaguti, INFN-Ferrara





**IFR\_ABCD card:** MMIC ampli design & test, schematics, and layout pre-placement by R. Malaguti, INFN-Ferrara



#### Outline of readout electronics for the SuperB IFR prototype



Outline of readout electronics for the SuperB IFR prototype





"IFR TLU" card features:

• it is simply the "IFR\_FE\_BiRO\_DC" (plugged in a specific location of the LST\_FE backplane) in which the section based on the ALTERA MAX-II CPLD is activated.

The CPLD performs programmable (via USB 1.0 ?) combinatorial functions on the "Fast-OR" signals coming from the "LST\_FE" cards to generate the trigger requests to the DAQ.

the "IFR\_TLU" provides level translators and connections to:

- the LST\_FE crate backplane

- the Trigger Logic Unit I/o port (which includes an Open Collector "Busy" Line driven by the FE cards)

- additional inputs for external trigger sources

Outline of readout electronics for the SuperB IFR prototype : status

# Current status:

## • IFR\_ABCD:

- the schematic of the motherboard is complete and it has been sent out for layout.
- the design of the schematic for the daughter card carrying the on-board FPGA has started
- active components have been ordered.

### • IFR\_Fe\_BIRO, IFR\_TLU:

- the motherboard consists of a Cyclone III development kit; a simple reference design based has been implemented to test I/O operation of the board through the GbEthernet interface.

- HSMC adapters have been purchased to breadboard the interface card; schematic design will start after breadbord test.

#### • modules for timing mode readout:

- the TDC, the crate and a stand-alone software for TDC readout exist; this software must be adapted to a larger DAQ framework.

#### • LST\_FE crate:

- a fully equipped "LST\_FE" crate, provided by INFN\_Genova, is in Ferrara

## ·IFR\_DAQ:



- Code is being written to simulate the generation of events by the IFR\_FE\_BiRO and the TDC and test data collection and histogramming

## outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle

# Multihit TDC candidates:



A unique feature of the trigger matching in the HPTDC is its capability to assign hit measurements to multiple triggers. This becomes important in applications with large drift times and closely spaced triggers. <u>Hits are only removed from the L1 buffers if they are older</u> (not within matching window) than the latest processed trigger or have been found "rejectable" by a special reject function.



On-chip trigger matching could be exploited with great advantage when the L1 trigger is at fixed latency w.r.t. the event, as proposed by D.Breton (LAL), U.Marconi (INFN) in: "Proposal for the Electronics Trigger and DAQ architecture of SuperB".

#### But...→

A.Cotta Ramusino, INFN Ferrara

# outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle Multihit TDC candidates:

#### ... continuing:

di Fisica Nucleare

the L1 trigger handling outlined in « Modelisation of SuperB Front-End Electronics » (Christophe Beigbeder, Dominique Breton, Jihane Maalmi) cannot be performed by the HP-TDCs on chip trigger matching function  $\rightarrow$  ALL DATA MUST BE TRANSFERRED FROM THE TDC TO AN OFF-CHIP DATA STORAGE MANAGED BY AN FPGA WHICH COULD IMPLEMENT THE MODELS SUGGESTED IN THE PAPER:



outline of the IFR DAQ electronics: prototype detector and electronics for a proof of principle



### "IFR\_FE\_TDC" card features:

• <u>motherboard</u>: it is based on an ALTERA development board for the Cyclone III FPGA (**DK-DEV-3C120N**, **cost 1000** €). The Cyclone III FPGA on board continuously collects data from the "IFR\_FE\_TDC\_DC" daughter card and stores it in a circular buffer pending a trigger request. Data requested by a trigger is sent over the on-board GbE link.

<u>daughter card</u> (**"IFR\_FE\_TDC\_DC**"): it features commercially available TDCs (8 x ACAM TDC-GPX as a baseline) to handle at least 64 channels per board. An on-board FPGA configures the TDC chips, provides the primary buffers into which dat is stored pending the trigger request and performs transfer of "trigger matched data" through a FIFObuffered output port towards the motherboard.

It is assumed that the TDC could be located far enough from the IFR iron to be in a low radiation environment  $\rightarrow$  SEU mitigation resources provided by the CycloneIII FPGA should suffice

## IT WILL NOT BE READY IN TIME TO BE USED FOR PROTOTYPE READOUT !!!!

SuperB-IFR numerology:

```
• Barrel: N_Barrel = 3600 scintillator bars
( quoting G. Cibinetto )
```

#### Assuming:

• readout in TIMING mode with N\_th (=2) thresholds: both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

- each scintillator is readout from N\_sides (=2) ends
- -> total number of TDC channels: N\_TDC\_ch

N\_TDC\_board = N\_TDC\_ch / 64 = 225

W.Sands., Princeton Univ., 2003

Hopefully the tests on the prototype will show that it will be possible to keep:  $N_{th} = 1$ 

but in the meantime it is better to brace for the worst!

III Multihit TDC ASICs currently available assume a reference clock of 40MHz meanwhile the latest document edited by D.Breton and U. Marconi assumes a 56.25MHz clock: it might be an issue III



SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate :  $O(100 \text{Hz}) / \text{cm}^2$  (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

# "Dark count" rate : for a 1mm<sup>2</sup> SiPM by FBK:

(quoting R.Malaguti, L.Milano test results in Ferrara)

@ 0.5pe threshold

- @ 25°C, 34.4V: ≈ 360kHz
- @ 5°C, 33.8V: ≈ 128kHz

## @ 2.5pe threshold

- @ 25°C, 35V: ≈ 20kHz
- @ 5°C, 34V: ≈ 6.3kHz

In the "dark count" rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice ( a 4mm<sup>2</sup> is also being considered )

III We need to have, on each processing channel, one comparator with a low threshold (0.5pe? 1.5pe? Only prototype test will tell)  $\rightarrow$  it's TDC input will see the highest rate.



if we do L1 trigger matching on board

# --- BARREL

- assuming a 150ns trigger window
- assuming that trigger matching is performed at the front end cards

- assuming a "hit rate per scintillating element" of 1MHz per channel in the barrel (500Khz of "physics" + 500KHz of dark count rate because of the low threshold needed to improve timing precision)

- assuming that an event from an "IFR\_TDC" board is built like outlined below:

•Header = Board ID + Frame ID (allows to reconstruct <u>ABSOLUTE</u> timing for hit records) : 12 Byte

• Channel ID + hit timing information <u>RELATIVE</u> to beginning of frame : 4 Byte per Hit

• Trailer = L1\_Trigger\_Data + WordCount + error code: 12 Byte

- assuming that on each TDC half of the channels has a 1MHz input rate and half has a 500KHz input rate  $\rightarrow$ 

The TDC event size and data rates can be estimated as follows:

**"IFR\_TDC" event size>** = 12 + [ (0.15us \* 1MHz) hit \* 32 + (0.15us \* 0.5MHz) hit \* 32] \* 4 + 12  $\approx$  12 + 8 \* 4 + 12  $\approx$  0.06kB

and thus the "trigger matched" data rate produced by each "IFR\_TDC" is:

<"IFR\_TDC" data rate> = 150KHz \* 0.06kB  $\approx$  9MB/s







XI SuperB Workshop - LNF Dec-01-2009 16



For bars read out in "binary" mode N\_sides has settled to: 1



17

SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate :  $O(100 \text{Hz}) / \text{cm}^2$  (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

# "Dark count" rate : for a 1mm<sup>2</sup> SiPM by FBK:

(quoting R.Malaguti, L.Milano test results in Ferrara)

@ 0.5pe threshold

- @ 25°C, 34.4V: ≈ 360kHz
- @ 5°C, 33.8V: ≈ 128kHz

# @ 2.5pe threshold

- @ 25°C, 35V: ≈ 20kHz
- @ 5°C, 34V: ≈ 6.3kHz

It was a scale with the sensor's area and we don't know yet which would be the final area of the sensor of choice ( a 4mm<sup>2</sup> is also being considered )

III We need to have, on each processing channel, just one comparator with a 2.5pe threshold

 $\rightarrow$  The dark count rate @ 2.5pe threshold is just a fraction of the physics rate

# Let's consider a "Hit" rate of:

Hit\_rate = physics\_rate + dark count\_rate ≈ 600kHz per BiRO input



if we do L1 trigger matching on board

- assuming a 150ns trigger window
- assuming that trigger matching is performed at the front end cards

- assuming a "hit rate per scintillating element" of 600kHz per channel in the endcaps (500Khz of "physics" + 100KHz of dark count rate because in the endcap we can set a higher threshold w.r.t the barrel)

- assuming that an event from an "IFR\_BiRO" board is built like outlined below:

Header = Board ID + Frame ID (allows to reconstruct <u>ABSOLUTE</u> timing for hit records)
: 12 Byte

•8 samples within the trigger window for all 128 inputs  $\rightarrow$  8 \* (128/8) = 128 Byte

•Trailer = L1\_Trigger\_Data + WordCount + error code: 12 Byte

The "IFR\_BiRO" event size and data rates can be estimated as follows: **"IFR\_BiRO" event size>** = 12 + 128 + 12  $\approx$  **0.152kB** and thus the "<u>trigger matched</u>" data rate produced by each "IFR\_BiRO" is: **"IFR\_BiRO" data rate>** = 150KHz \* 0.152kB  $\approx$  **22.8MB/s** 

Dec-01-2009







XI SuperB Workshop - LNF Dec-01-2009

A.Cotta Ramusino, INFN Ferrara

20