The GigaTracKer: a silicon hybrid pixel detector with good timing resolution.

M. Noy¹ on behalf of the GTK Working Group

EP-ESE-FE Group, CERN

 $6^{\rm th}$ June 2016

¹matthew.noy@cern.ch

M. Noy et al (CERN)

Introduction to NA62 and the GigaTracker

TDCPix Readout ASIC

Performance Studies

Summary

Introduction to NA62 and the GigaTracker

TDCPix Readout ASIC

Performance Studies

Summary

→ < ∃ >

The NA62 Experiment



Trajectory

- momentum
- angle

Time

correlate hits with RICH

Image: A math a math

• $\leq 200 \, ps(RMS)$ per station

M. Noy et al (CERN)

NA62 GigaTracKer

The NA62 Experiment



M. Noy et al (CERN)

/ 23

GTK Station in the Beam Line



▶ in vacuum ► centred on the beam ► 0.8

▶ 0.8→1 GHz beam rate

= •) < (~

The GTK Carrier Card









- non-uniform beam
- 6Mrad/year
- 0.5% X₀ per station

Sensor Parameters





- ▶ $V_{bias} \sim$ 300-600V
- charge release mechanism is stochastic
- Landau distribution
 - $Q_{MP} = 2.4 fC$
- ▶ 200 μm thick
 - ► (signal size vs *T*_{collection})



Simplified Pixel Architecture



- Gain $\sim 65 \, mV/fC$
- \blacktriangleright peaking time $\sim 5\,ns$
- ▶ ENC < $250 e^-$

- Polarity control
- Pixel mask
- TX with pre-emphasis

ъ.

Pre-Amplifier & Discriminator Signals





M. Noy et al (CERN)

Pre-Amplifier & Discriminator Signals



ъ.

Introduction to NA62 and the GigaTracker

TDCPix Readout ASIC

Performance Studies

Summary

ъ

► < Ξ ►</p>

- 40 x 45 pixels
 - ▶ 300×300 µm²
 - asynchronous



- ▶ 40 x 45 pixels
 - ▶ 300×300 µm²
 - asynchronous
- End-Of-Column
 - per-pixel hit signal to EOC



- ▶ 40 x 45 pixels
 - ▶ 300x300 µm²
 - asynchronous
- End-Of-Column
 - per-pixel hit signal to EOC
- 360 dual TDC channels
 - TDC Bin size $\sim 97 \, ps$



- ▶ 40 x 45 pixels
 - ▶ 300x300 µm²
 - asynchronous
- End-Of-Column
 - per-pixel hit signal to EOC
- ▶ 360 dual TDC channels
 - TDC Bin size $\sim 97 \, ps$
- self-triggered operation
 - Rate:210MHits/s
 - 4 x 3.2 Gb/s serialisers



- ▶ 40 x 45 pixels
 - ▶ 300x300 µm²
 - asynchronous
- End-Of-Column
 - per-pixel hit signal to EOC
- ▶ 360 dual TDC channels
 - TDC Bin size $\sim 97 \, ps$
- self-triggered operation
 - Rate:210MHits/s
 - ► 4 x 3.2 Gb/s serialisers
- SEE Tolerant
 - state/config.







<ロ> (日) (日) (日) (日) (日)

三日 のへの





・ロト ・回ト ・ヨト

三日 のへの





<ロ> (日) (日) (日) (日) (日)

三日 のへの





A = A + A = A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

→ Ξ →

三日 のへの





・ロト ・日下 ・ 日下





Image: A math a math





Image: A math a math

Single Chip Test Assemblies



Open backside

Closed backside

Introduction to NA62 and the GigaTracker

TDCPix Readout ASIC

Performance Studies

Summary

► < Ξ ►</p>

-

TimeWalk-Corrected (T_0) Time Resolution: Bare ASIC



Image: Image:

Time-Walk Corrected (T_0) Resolution: Laser Light (300V)



M. Noy et al (CERN)

NA62 GigaTracKer

Time Resolution in the Experiment



Time Resolution Limits: 1060nm Laser (7 μm spot)



- induced current pulse on electrode changes shape
 - pre-amp output changes shape
 - ► adds ~85ps
- uncorrectable contributions for current sensor





Sensor current pulses

Weightfield2/Spectre Processing Flow



Weighting Field Simulation





- Calibration curve at X=0 μm
- 2.4 fC (uniform) stepped to edge (145µm)
- T_0 reconstructed

Charge Straggling







- Calibration curve at X=0 μm
- $Q_{MP} = 2.4 fC$, Landau fluctuation

・ロト ・日下 ・ 日下

- "pixel" centre
- $\sigma_{T0} \sim 100 \, ps$

三日 のへの

→

Time Resolution: Summary of Contributions

Time Resolution =
$$\sqrt{\sigma_{electronics}^2 + \sigma_{WeightingField}^2 + \sigma_{straggling}^2}$$

$$=\sqrt{80^2+85^2+100^2}\sim 150\,ps$$

I= nan

Image: A match a ma

Introduction to NA62 and the GigaTracker

TDCPix Readout ASIC

Performance Studies

Summary

→ < 3 →

-

-

Summary

- ► NA62
 - Ultra rare decay: $K^+ \rightarrow \pi^+ \nu \nu$
 - Fixed target experiment at SPS, 250m long
- GTK
 - 3 plane hybrid pixel detector
 - extremely challenging design constraints
 - Material Budget: <0.5% X₀ per station
 - time resolution < 200 ps per plane</p>
 - TDCPix readout ASIC designed at CERN
- Performance
 - TDCPix ~75 ps RMS
 - Laser light \sim 80 ps RMS (@300V)
 - Beam Particles $\sim 155 \text{ ps}$ RMS for single pixel (@300V)
 - Time resolution differences partially (mostly?) understood
 - ▶ Weightfield2 (1-D)/Spectre simulation: ~150 ps RMS
 - Beam test with high spatial resolution telescope

Thanks for your attention !!

Backup Slides.

三日 のへの

ヘロア 人間 アメヨア 人間ア

Post TID Time Resolution: bare chip



- Pixel Matrix: up to 6 Mrad
- EOC: up to 900 krad
- Calibration:
 - 0.9-7.5 fC (fine grained to ${\sim}3$ fC
 - 10⁴ hits/point
 - spline used for "continuous" correction
- Measurement:
 - 1.0-7.5 fC
 - ana doesn't "know" which charge it's correcting
- ► T₀ contains all pixels and all measurement charges
- no Landau weighting
- C.f. \sim 75 ps for un-irradiated case

Pixel Layout:



 $300 \times 300 \mu m^2$ cell

1= 9QC

Pixel Layout: Signal Path





Pixel Layout: Trimming & Configuration

In-Pixel Configuration





M. Noy et al (CERN)

ъ.

Pixel Layout: Noise Mitigation

Triple Well **BFMOAT** Substrate Isolation Signal Shielding

Thick Oxide Caps



- Triple well (input transistor)
- BFMOAT substrate isolation
- signal shielding
- Power supply decoupling



M. Nov et al (CERN)

NA62 GigaTracKer

June 2016



Backup Slides

M. Nov et al (CERN)

NA62 GigaTracKer

June 2016 27 / 23



M. Nov et al (CERN)

NA62 GigaTracKer

June 2016 27 / 23



M. Nov et al (CERN)

NA62 GigaTracKer

June 2016 27 / 23



M. Nov et al (CERN)

NA62 GigaTracKer

June 2016

Backup Slides





Backup Slides

1= 9QC

Image: A match a ma

EoC Chip & Assembly





- What is the limit of the timing resolution attainable?
- Where does this limit come from?

Transmission Line Uniformity T_1 RMS Jitter: ASIC



RMS T_0 Jitter Vs Q: Assembly (@ 300V) + Laser



- Full event time reconstruction done
- EoC activity doesn't feed through to the pixels

- detector bias = 300 V
- average case $\sim 75\,ps$ at $2.4\,fC$

TDC: Hit Arbiter

- fully asynchronous
 - timing information preserved
- 5 pixel + 1 test inputs
- hit signal
- ▶ 5 bit hit address + 5 bit pileup
- non-adjacent pixels connected to adjacent channels





M. Noy et al (CERN)

NA62 GigaTracKer

<u>6th June 2016</u> 34 / 23









M. Noy et al (CERN)













M. Noy et al (CERN)

Serial Outputs at 3.2Gb/s



- Idle words correct
 - synchronisation works

- ► Total Jitter < 150 ps
- FPGA GTX recv. lock reliably

Image: A match a ma

DAQ works reliably

-

ELE NOR

S-Curves \rightarrow Pre-Amp Transfer Function



- Q_{injected} adjusted for CAL DAC gain
- \blacktriangleright Transfer fit \rightarrow discriminator offset and front end gain
- Polarity setup for a hole signal
 - P-on-N sensor (baseline)
 - "electron" polarity works too

Trim and TRANGE Functionality











How low will the threshold go?



- All pixels enabled (& trimmed)
- Pink: minimum threshold $\sim 0.26 fC$ (1600e⁻)
- Blue: nomimal threshold 0.7 fC

Top Level Test Bench



(日) (周) (三) (三)

三日 のへの