

#### HVR - CCPD

# STMicroelectronics chips

# ATLAS ITK Italy meeting, 14/03/2016

Attilio Andreazza, M. Citterio, V. Liberali, C. Meroni, F. Ragusa, E. Zaffaroni - INFN Milano

M. Biasotti, G. Darbo, G. Gariano, A. Gaudiello, C. Gemme, P. Morettini, L. Rossi, E. Ruscino, M. Sannino – INFN Genova

C. Sbarra, A. Sidoti, F. Fabbri – INFN Bologna

H. Shrimali, I. Yadav, A. Yoshi – IIT Mandi

#### Overview




- Reminder of passive diode performance
- Test of active pixels
  - amplifier design
  - injection circuitry
  - performance
- Submission of 3×4 mm<sup>2</sup> array
  - STM postponed submission time to 22<sup>nd</sup> April

- Hybridization in Andrea's talk today
- Simulation covered in Federica's talk tomorrow

#### KC35A





Layout of the STM test chip (KC53A):

- 22 I/O and VDD/GND pads
- 8 pixels (50 x 250  $\mu$ m<sup>2</sup>): Collecting diode + Amp.
- 4 pixels (50 x 250  $\mu$ m<sup>2</sup>): Collecting diode only

First version delivered July 2015:


shorts between power lines and ground
 Fixed version delivered 29 Jan. 16


Design and layout by:

H. Shrimali and V. Liberali (MI)

#### Passive diodes: I-V

- di Fisica Nucleare I-V measurements (and C-V as well) need to keep into account ESD protection diodes:
  - 0.8-1.4 pA leakage current @ 50 V on  $50\times250~\mu m^2$  pixels
  - whole chip leakage current, dominated by buried layer below I/O pads
  - "Programmed" break-down at 70 V.
  - STM would like us to set also protections between SUB and GND (multiple 7V breakdown structures)





INFN

Istituto Nazionale



#### Passive diodes: C-V

Measured capacitance parameterized as:

$$C = C_p + \frac{1}{\sqrt{k(V + V_o)}}$$

- $C_p$ : parasitic capacitance
- V<sub>a</sub>: built-in voltage


$$-k = \frac{\mu \rho}{2 \epsilon A^2}$$

$$\mu(holes) = 450 cm^2 V^{-1}$$

$$\rho = 125 \Omega cm$$

$$\epsilon = 1 pF/cm$$

$$A = 250.50 \mu m^2$$




- Measurement compatible with expectation: k=1.8 V<sup>-1</sup>pF<sup>-2</sup>
- Corresponding depletion is 22-24 μm at 50 V

$$Q = eAdN_A$$

$$V = eN_A d^2 / 2\varepsilon$$

$$C = \frac{Q}{V} = \frac{2\varepsilon A}{d}$$


		D1	D2	D3	D4	
	Cp (pF)	0,156	0,191	0,153	0,191	
١	Output pads 0.12-0	).15 pF				
	k	1,76	1,95	1,75	1,94	
	Vo (V)	0,439	0,407	0,442	0,406	
	C-Cp@-50V (pF)	0,111	0,104	0,110	0,104	



100-150 Ωcm

#### Passive diodes: source tests

- <sup>di Fisica</sup> Nucleare Cross check rate with <sup>241</sup>Am source
  - Low rate due to small active volume
    - photoelectric peak at ~0.1 Hz rate with 1 mCi source
    - rate proportional to depletion (as expected)
    - peak shape dependent on depletion (range of 60 keV electron in Si ~33 μm)




INFN

Istituto Nazionale




### Active pixels: power consumption

- Current absorption: 0.28 mA (VDD=1.8 V)
- corresponds to 35 μA pixel
- in agreement with expectation from the device simulation:
  - 9 μA for the amplifier
  - 25 μA for the biasing circuitry



# INFN ıΚ Pulse generator

### Active pixels: test setup





#### INFN Istituto Nazionale di Fisica Nucleare


### **Active pixels: injection**

#### Injection through a current mirror

- nominal 1/103 reduction factor
- operating below saturation: 1/70-1/94









200 ns

pulser






# Active pixels: pulse shape




# INFN Istituto Nazionale

# **Active pixels: linearity**






### Active pixels: comparison with simulation





## Active pixels: comparison with simulation




# INFN Istituto Nazionale di Fisica Nucleare

0,01

1,00E+04

10 kHz

### Active pixel: noise




1,00E+07

1,00E+06

1 MHz

#### OutBuf Noise (6.6 mV rms)

Device	Param	Noise Contribution	% Of Total
I8.M4.m1	id	0.00306388	21.02
IO.M17.m1	fn	0.00303263	20.60
IO.MO.m1	fn	0.0027767	17.27
Total Summa Total Input	rized Noi Referred	mary (in V) Sorted By se = 0.00668221 Noise = 5.26717e-08 ary info is for noise	





1,00E+05

# INFN Istituto Nazionalo

#### **TPM1 layout**


- Inspired from demonstrator layout (picture below)
- Lateral space to be tuned to match alignment with FE-I4
- Leftover space ad bottom of pixel region is only 20 μm, may be increased in multiple of the 50 μm pixel size.







#### Pixel cell




Genova + Mandi + Milano

# INFN Istituto Nazionale

#### **HV-CMOS** in ATLAS

- Two large size demonstrators:
- AMS 180 nm (Genève-Karlsruhe), available
- LFoundry (CPPM-Bonn), submitted



Other technologies being tested:

- XFAB (SOI)
- TowerJazz

Seat 1: LF-CPIX ( see details)

Seat 2: LF-CPIX with new guards rings strategy

Seat 3: test features



#### **Testbeams**

		Mon Tue Wed Thu Fri Sat Sur 2 3 4 5 6 7 8 Mai Mai Mai Mai Mai Mai Ma	Mon Tue Wed Thu Fri Sat Su 9 10 11 12 13 14 15 i Mai Mai Mai Mai Mai Mai Mai	n Mon Tue Wed Thu Fri Sat Sun 16 17 18 19 20 21 22 i Mai Mai Mai Mai Mai Mai Mai	Mon Tue Wed Thu Fri Sat Sun 23 24 25 26 27 28 29 Mai Mai Mai Mai Mai Mai Mai	Mon Tue Wed Thu Fri Sat Sun 30 31 1 2 3 4 5 Mai Mai Jun Jun Jun Jun Jun
	Week	18	19	20	21	22
Area	T4 - H6	ATLAS AFP H. Kagan	RD42 CMS Outer D. Lazic	Tracker M. Silari	CERF S. Vlachos	ATLAS ITK
		Mon         Tue         Wed         Thu         Fri         Sat         Sur           30         31         1         2         3         4         5           Mai         Mai         Jun         Jun         Jun         Jun         Jun	n Mon Tue Wed <mark>Thu</mark> Fri Sat Su 6 7 8 9 10 11 12 n Jun Jun Jun Jun Jun Jun Ju	13 14 15 16 17 18 19	Mon Tue         Wed Thu         Fri         Sat         Sun           20         21         22         23         24         25         26           Jun         Jun         Jun         Jun         Jun         Jun         Jun	Mon Tue Wed Thu Fri Sat Sun 27 28 29 30 1 2 3 Jun Jun Jun Jun Jul Jul Jul
	Week	22	23	24	25	26
Area	T4 - H6	S. Vlacho <mark>s</mark>	AS ITK ATLAS BO	EM/ITK H. Kagan	RD42 D. Dannheim	Clic pix ATLAS AFP
		1 2 3 4 5 6 7	n Mon Tue Wed Thu Fri Sat Su 8 9 10 11 12 13 14 g Aug Aug Aug Aug Aug Au	15 16 17 18 19 20 21	Mon Tue Wed Thu Fri Sat Sun 22 23 24 25 26 27 28 Aug Aug Aug Aug Aug Aug	Mon Tue Wed Thu Fri Sat Sun 29 30 31 1 2 3 4 3 Aug Aug Aug Sep Sep Sep Sep
	Week	31	32	33	34	35
Area	T4 - H6	AIDA WP7 S. Vlachos	ATL	AS ITK S. Vlachos	M/ITK D. Dannheim	Clic pix RD42 & Monopix
		Mon 26         Tue 27         28         29         30         1         2           Sep Sep Sep Sep Sep Oct         Oct         Oct         Oct	3 4 5 6 7 8 9	Mon Tue Wed Thu Fri Sat Sun 10 11 12 13 14 15 16 t Oct Oct Oct Oct Oct Oct	17 18 19 20 21 22 23	24 25 26 27 28 29 30
	Week	39	40	41	42	43
Area	T4 - H6	ATLAS AFP D. Lazic	Tracker D. Dannheim	Clic pix V. Manko	ALICE & ATLA A. Tauro, S. Vlack	
		Mon Tue Wed Thu Fri Sat Sur 31	7 8 9 10 11 12 13		Mon Tue Wed Thu Fri Sat Sun 21 22 23 24 25 26 27 Nov Nov Nov Nov Nov Nov Nov	Mon         Tue         Wed         Thu         Fri         Sat         Sun           28         29         30         1         2         3         4           Nov         Nov         Nov         Dec         Dec         Dec         Dec
	Week	31 1 2 3 4 5 6	7 8 9 10 11 12 13	14 15 16 17 18 19 20 Nov Nov Nov Nov Nov Nov Nov Nov 46	21 22 23 24 25 26 27	28 29 30 1 2 3 4




### Summary and short-term plans

- Detected signal from passive diodes
  - still to fully understand depletion depth and rate
  - TCAD / Geant4 simulations (help welcome)
  - trying to organize irradiation tests
     (setup in development with Politecnico)

ATLAS TCAD workshop CPPM, 11-12 May.

- Fixed KC53AB received:
  - all components are operational
  - gain lower than expected and large dispersion
  - still to understand mismatch between measurements and simulation
- Large pixel matrix to be submitted by mid-April
  - can be matched to FE-I4 chips
  - possibly also to RD53 prototype





**BACKUP** 



#### **BCD8 Technology STMicroelectronics**

#### BCD = Bipolar + CMOS + DMOS






http://www.st.com/web/en/about\_st/bcd.html

- Among the competing technologies BCD8 has several appealing features:
  - availability of different devices integrated in the same process
  - epitaxial process: can easily grow on different substrates.
  - possible to reach thick depletion layers: 30 μm looks an optimal compromise between signal and material thickness of the detector
  - long-term availability: it is one of the major production line for ST automotive products.

#### **Noise performance**





#### **CMP**

 BCD8 now available also through CMP

- easier to get new people started
- increase of costs with respect to initial informal contacts:
  - 2600 Euro/mm<sup>2</sup>
     if Area ≤ 5 mm<sup>2</sup>
  - 13000 Euro
     + [(Area-5) \* 2100 Euro]
     if 5 mm<sup>2</sup> < Area < 15 mm<sup>2</sup>



**CMP** is a service organization in ICs and MEMS for prototyping and low volume production. Circuits are fabricated for Universities, Research Laboratories and Industrial companies.

Advanced industrial technologies are available in CMOS, SiGe BiCMOS, HV-CMOS, SOI, MEMS, 3D-IC, etc. CMP distributes and supports several CAD software tools for both Industrial Companies and Universities.

**S**ince 1981, more than 1000 Institutions from 71 countries have been served, more than 7275 projects have been prototyped through 952 runs, and 60 different technologies have been interfaced.

