BladeBoard v1.0 INFN Bologna

G. Balbi, D. Falchieri, A. Gabrielli, **L. Lama**, G. Pellegrini, C. Preti

Overview


- State of the project
 - Schematic nearly done
- Main Features
 - GBT
 - PCIE
 - Back Compatibility through FMC
 - Ethernet spare connector for differential generic readout

Table Top proposal


- Table-top ROD/BOC version (BO)
 - Use expertise on IBL ROD, no VME needs
- Full SW/FW compatibility with PIT cards
- Half ROD, up to 16 FE
- Financed by INFN
- Possible activities on read-out
 - Expand existing FE-I4 R/O systems to HV/HR-CMOS
- Common HW/FW/SW interface definition
- Integrate mini-DCS in the read-out
- GBT concentrator

• Standalone test board to R/O up to 16 FE-I4 with BOC+ROD functionality Compatible with IBL ROD/BOC firmware today present on separated cards Gb/s Ethernet 16 FE-I4 chips 8 modules Control IBL ROD and BOC features in one card Calibration Trigger Table-TOP 2 S-Links Card foresees commercial standard fast protocols (infiniband, rapid-IO,...). - PC lexpress 3 Such protocols are oriented to ATLAS - InfiniBand - RapidIO Phase II upgrade

10 Gb/s Ethernet




History



Data Taking

- Three possible input paths
 - GBT
 - FMC (Snap 12)
 - Spare pins within an ethernet connector
- Two possible output paths
 - PCIE
 - FMC (QSFP)
- Depending on the firmware each combination is possible

Data Taking Paths




Every combination of the two is possible depending on the firmware

Control & Clock

- Architecture of these features changed dramatically from IBL ROD design:
 - Main Clock is fed directly to the Kintex
 - The Zynq is taking care of both programming and control tasks
 - JTAG chain can be split so the Kintex can be configured by the Zynq
 - FMC LPC connector is compliant with CERN TTCRQ FMC mezzanine
 - Calibration path is there to keep compatibility

Control Features



This Change will affect the C++ Code only a little and the main access through EPC will remain nearly the same

Expansions

- TTCRx LPCexpansion board from CERN
 - The board is already prototyped and has only one clock line incompatible with the LPC connector specifics.



Expansions

- Snap12 and QSFPHPC expansion board
 - Since for these components we don't need fast IOs we can keep them on the FMC

Snap12
Snap12
QSFP

Production Plans

- The schematic development should end soon.
- We should expect one month for the layout because it needs some simulations.
- For the time being the requests will be taken into consideration only for another release.