

HVR - CCPD HVR_CCPD

ATLAS ITK Italy meeting, 02/02/2016

Attilio Andreazza, M. Citterio, V. Liberali, C. Meroni, F. Ragusa, E. Zaffaroni - INFN Milano

M. Biasotti, G. Darbo, G. Gariano, A. Gaudiello, C. Gemme, P. Morettini, L. Rossi, E. Ruscino, M. Sannino - INFN Genova C. Sbarra, A. Sidoti, F. Fabbri – INFN Bologna H. Shrimali, IIT Mandi

Overview

- INFN Istituto Nazionale di Fisica Nucleare
 - Summary of irradiation tests
 - Passive diode performance
 - Hybridization
 - Submission of 3×4 mm² array
 - tape out 18th March

- Simulation covered in Federica's talk





STMicroelectronics KC01

- STM designed test chip
- array of transistors with different W/L (see backup)
- Linear and Enclosed Layout designs







Enclosed Layout Transistor (ELT)

Linear Transistor

A. Andreazza - HVR_CCPD

Irradiation 2015



Vidyo, 2 febbraio 2016

A. Andreazza - HVR_CCPD

4



KC35A



Layout of the STM test chip (KC53A):

- 22 I/O and VDD/GND pads
- 8 pixels (50 x 250 μ m²): Collecting diode + Amp.
- 4 pixels (50 x 250 μ m²): Collecting diode only

First version delivered July 2015:

• shorts between power lines and ground Fixed version delivered 29 Jan. 16

Design and layout by:

H. Shrimali and V. Liberali (MI)





KC53A: diode characterization

- Only two passive diodes usable for tests:
 - I-V curve with backplane or front pad biasing
 - C-V characterization
 - Source measurement
 - low rate O(10⁻² Hz) due to small active region
 - in qualitative agreement with $W = 0.3 \mu m \sqrt{\rho(V + V_{bi})}$







A. Andreazza - HVR_CCPD

Hybridization

di Fisica Nucleare

INFN

Basic process

Spin SU-8 photoresist Pattern pillars by mask





Deposition of SU8 photoresist by spinning



- In 2014 and mid 2015 test on "in-house" hybridization
 - Successful single chip assemblies and learnt on glue and SU8 deposition (spacers)
- Mid 2015 decided systematic tests on dummies
- Now systematic test on large chips (FE-I4 size) and wafer process for pillars
 - A batch of dummy wafer produces at FBK (Trento) with capacitive structures to test uniformity of glue thickness layer 6-inch wafers, 24-32 capacitors (3-7 pF) per chip.
 - Wafers: CW silicon + 1 μ m Oxide + 1.2 Al 1%Si (no passivation)
 - The 6 wafers are at Selex together with pillar deposition mask also 10 blank CW wafer provided to Selex to test SU8 spinning and photolithography – measurements of pillar uniformity will be done in Genova
 - PTA in Grenoble has been contacted for pillar deposition
 - Flip-chip at Genova and other labs thermal/UV glue curing (preliminary studies done)
 - Electro-mechanical test, glue qualification planned on next months also in the framework of AIDA-2020 WP6.4
 - After successful testing plan to work on FE-I4 wafer (already available)





Hybridization: dummy wafers

Test pillar and glue process on dummy wafers/chips

- 6-inch wafer with FE-I4 size dummies
- 32 (24) capacitors of 1 (2) mm²
- test glue thickness uniformity





TPM1 layout



.18 mm

Vidyo, 2 febbraio 2016

A. Andreazza - HVR_CCPD

9

Pixel cell





A. Andreazza - HVR_CCPD

★ → - → - 1 10





Vidyo, 2 febbraio 2016

A. Andreazza - HVR_CCPD

11



Номе

ABOUT US

CMP

2

Circuits Multi-Projets [®] <u>cmp.imag.fr</u>								through
BOUT US	News	PRODUCTS	SUBMISSION	DOCUMENTS	MEDIA	CONTACTS	CONFERENCES	– easier
Google: SEARCH CMP								

CMP is a service organization in ICs and MEMS for prototyping and low volume production. Circuits are fabricated for Universities, Research Laboratories and Industrial companies.

Advanced industrial technologies are available in CMOS, SiGe BiCMOS, HV-CMOS, SOI, MEMS, 3D-IC, etc. CMP distributes and supports several CAD software tools for both Industrial Companies and Universities.

Since 1981, more than 1000 Institutions from 71 countries have been served, more than 7275 projects have been prototyped through 952 runs, and 60 different technologies have been interfaced.



- BCD8 now available also CMP
 - to get new people started
 - increase of costs with respect to initial informal contacts:
 - 2600 Euro/mm² if Area $< 5 \text{ mm}^2$
 - 13000 Euro + [(Area-5) * 2100 Euro] if 5 mm^2 < Area < 15 mm²

Vidyo, 2 febbraio 2016

A. Andreazza - HVR_CCPD





Summary and short-term plans

- No problems observed in first irradiation tests
- Detected signal from passive diodes
 - still to fully understand depletion depth and rate
 - TCAD / Geant4 simulations (help welcome)
- In-house hybridization test satisfactory,
 - dummy wafers for FE-I4 size tests produced
- Fixed KC53AB received:
 - need to test if working properly
 - compare performance to Cadence simulation
 - plan complete set of irradiation tests
- Large pixel matrix to be submitted by mid-March
 - can be matched to FE-I4 chips





HVR - CCPD





High Voltage and High Resistivity CMOS Capacively Coupled Pixel Detector

INFN CSN5 project, 2015-2017 INFN branches: Bologna, Genova, Milano

Purpose:

- To prototype an active CCPD (Capacitive Coupled Pixel Detector) by developing, testing and characterizing an HV/HR-CMOS design and its integration with a pixel detector chip for R/O. Initially the R/O chip will be the ATLAS FE-I4 and will be then moved to the RD53 (CHIPIX65) design, when this will become available.
- Aiming to large area, high rate, **high radiation environment** applications (High-Luminosity LHC as a reference benchmark)





HV-CMOS Hybrid pixels



HVR_CCPD - LNS PAC







- In standard CMOS detectors charge generated by energy deposition is collected by **diffusion**.
- Combining commercial technologies sustaining HV (50-70 V) with high resistivity substrates results in a depleted (15-30 µm) region, where charge is collected by drift.
- Same advantages of CMOS detectors (*cheap*, *thin*)
- In addition: larger and faster signals and better radiation tolerance.



- Signal amplification on CMOS detectors allows
 AC coupling between the sensor and the readout chip:
 - **simpler** and **cheaper** than bump-bonding
 - independent from density of pixels
- Controlled flip-chip process:
 - growing of spacers in epoxy material (SU8) to control glue (dielectric) thickness
 - characterization of coupling, uniformity, radiation tolerance in single dies
 - wafer level processing in external firms.

Catania, 17 novembre 2015

INFN

HVR_CCPD - LNS PAC

BCD8 Technology STMicroelectronics

BCD = Bipolar + CMOS + DMOS





http://www.st.com/web/en/about_st/bcd.html

- Among the competing technologies BCD8 has several appealing features:
 - availability of different devices integrated in the same process
 - epitaxial process: can easily grow on different substrates.
 - possible to reach thick depletion layers: 30 µm looks an optimal compromise between signal and material thickness of the detector
 - **long-term availability**: it is one of the major production line for ST automotive products.

INFN

HVR_CCPD - LNS PAC

