





CGEM ASIC GENERAL

Huaishen Li

14-April-2016, Turin BESIII CGEM FEE/DAQ/Trigger Workshop



Design Team

Designers (Analog Front-end): •H. S. Li (IHEP, INFN) •C.Y. Leng (INFN, IHEP) •J.Y. Chai (INFN, IHEP) Technical Advisors: •A. Rivetti (INFN) •M. Rolo (INFN)

CGEM FEE




Goals

- Spatial Resolution ~ 120 μm
- Time Resolution of the order of 4-5ns
- Short Dead Time < 1µs (shaping time+analog-to-digital conversion time) to limit Pile-up probability at a few %

Channels


- > ~ 10 000 Channels → 160 ASICs → 80 PCB
- > 64 Channels per ASIC → 2 ASICs per PCB
- > ASIC Requirements
 - I 50 fC Input Charge
 - > Up to 100 pF Sensor Capacitance
 - > 60 kHz Rate per Channel (safety factor of 4 included)

> Trigger Latency 6.4 μs



PREAMP BOARDS

FEE BLOCK DIAGRAM



CGEM ASIC



CGEM ASIC under development at INFN-Torino in Collaboration with IHEP, which provides two PhD students(2x3 years) and one Expert (2 years) for ASIC design and tests, with two technical advisors (A. Rivetti and M. Rolo)

Design started from TOFPET ASIC and TOFPET2 ASIC

TOFPET used for Medical PET Applications , IBM 130nm, (TOFPET2 UMC110nm) no SEU protection, FEE suitable for SiPM signals


CGEM-ASIC developed for BESIII experiment, UMC 110nm (exportable in China, limited power consumption, reduced cost wrt IBM, to be tested for Radiation Tolerance), SEU protection, FEE suitable for GEM signals

About TOFPET ASIC, -Time and charge measurements by TDC and ADC Please see M. Rolo's slides -Digital output

CGEM ASIC




Overview of the channel architecture after August 2015




TOFPET2 BackEnd, developed for PET application, will be used instead


- UMC 110 nm
- Charge is measured by an ADC
- SEU protection has been implemented





Preamplifier and shape






Layout of one channel of the preamplifier and shaper : 72 µm x 1350µm Details of the front-end, please see Chongyang's slides




6bit DACs design



•Only for the bias, no demand of speed

- •LSB=3.6uA
- •Output: $0V \rightarrow 0.7V$ ($64LSB@3k\Omega$)
- •Area: 160um x 80um



Some analog parameters of the preamplifier need to be fined tuned for the optimized performance


Bandgap Design




To get a temperature and power supply independent voltage reference.

To generate a precise references for the chip.

This Bandgap IP is ready to be used in a second version



Area: 3000m * 3000m, Power: 2500A Turin, 14-April-2016



- *V_{REF}*=601.4mV@27°C Typical
- V_{supply_min} =1.0V
- Temperature coefficient: 3.77ppm/ °C
- $\Delta V_{out} / \Delta V_{supply}$ =6.8mV/V
- $\Delta V_{out} / \Delta T = 0.03 \text{mV} / ^{\circ}\text{C}$
- Power=0.3mW
- Area: 300X300 μm²
- RMS Noise: $44\mu V$



Layout of the Front-end

- 64-channel pre-amplifier and shaper is OK
- Power Grid finished
- Post simulation shows it works well
- Bias layout design is ongoing

		L		I	L		1	Ľ	Ľ	I	L		Į						-			
		L		L	Γ	Π	1	L	Ц	t	Ц	2	Į			F		=	-			
		IJ	1	Ι	Ľ	Ľ	1	Ľ	1	I			Į			F	÷	E				
	ľ	Ľ	Т	Τ	E	ľ	I	P		ł			J	Ľ			-	=				
		П		T	E	F	T	P		I	Е						F	=	_	=	1	_
		П	H	T	Ē	F	T	I	H	Ŧ	П		1	Ē		E		=	_			_
		n	h	T	n	П	T	Ē		T	Ē		1	Ē	H	E	1	=	-			_
		n	1	t	h	H	t	H	H	t	H	F	f	Ē	H	F		=	_	_	1	
		H	H	÷	h	Н	t	Н	H	t	Н	2	f	ł	H		-	=				
		H	H	÷	H	Н	÷	Н	H	Ŧ	Н	2	ł	ł	н	L	-	=			1	_
		н	H	÷	H	Н	÷	H	н	ŧ	Н	e	ł		B	Е	-	=				_
		H	H	ł	H	Н	4	H	H	ł	Ц	2	ł	1		Е		=	-			_
		L	H	ł	H	Ľ	1	Ľ	Ľ	t	L		ł			F		=	-			_
		L	J	1	l	F		ŀ		ł	H		l		D	F		=				_
				Ι	I	E				I			J	F	В	E	H	=				
		Т	Ĥ	T	P	E	T	P		E	E		J	H		E	E	=				
		h	H	T	ĥ	Ľ	Т	P		Ŧ	П		1	H			-	=	-			
		n		1	h	F1	t	h		t	t		î			E		=	_			_
		۲	H	۰	۲	Н	t	Н	н	t	H	F	f			F	Ŀ	=			1	
	ł	н	H	٠	H	Н	t	Н	H	t	Н	2	f				÷	=			ï	
		H		÷	H	Н	٠	н	H	Ŧ			ł	Н	R		-	=	_			
		H	1	ł	H	Ч	+	H	Ц	Ļ			ł		н	Ŀ		=		-	1	_
		L	ų	4	L	U	1	Ľ	H	t			ł		H	E		Ξ	-			_
			H	I	F	E		ŀ		F	H		J	H	Н	F		=				_
	E	Т	Ĥ	T	P	E	Τ	D	Π	E	Г		l	E	H	•	1			_		
		H	I	Т	Ē	Ľ	Т	П	Π	Ŧ	П		D	L			-	=				
		T	Ĥ	T	Ē	F	T	Ē	T	T	Ē		1	Ē		Ŀ	-	=	_	=	1	_
		T	h	1	ĥ	П	t	n	T	t	t		1	Ē		E		=	_			
		۲	h	۴	۲	h	t	Н	H	t	H	F	f	ī		E		Ξ	_	=		_
		H	H	÷	H	Н	t	Н	H	t	Н	F	f	F	H	F		Ξ	_	_	1	_
		H	H	÷	H	Н	٠	н	H	ł	Н	2	ł	Н	H	F		Ξ				
		н	н	÷	H	Н	÷	Н	H	ŧ	Н	2		н	н		-	=	_		1	
	ŀ	ч	Н	÷	μ	Ц	+	Н	Ц	ŧ	Н	٥			н	Ŀ		=	-		1	_
	I,	Ц	H	1	IJ	Ц	1	Ц	Ц	ŧ	Ц		ł		н	Е		=	-			
		L	1	1	Ľ	Ľ		Ľ	Η	ł	H		Į	-	Ц	F		=	_			
		Ľ	J	1	IJ	Ľ		Ľ		Ē	H		ļ				Ŀ	=				
		L		I	L	П				F			J		Π.		H	=				
	ľ	T	1	1	ľ		Ι	Γ		I	Π		J	Ľ		E	H	=		-		
	ľ	n	Û	T	n	1	T	D		T	П		1	E		E	-	=	_			_
		n	٦	T	ľ	ľ	Т	ľ	T	T	П		1	Ē		E	-	=	_			
		П		T	Г	П	Ť	h	T	T	П		1	Ē	F	E	t	Ξ	_			_
		T	1	1	h	П	t	T	T	t	t	ī	f	Ē	H	E	1	Ξ	_			_
		۰	h	۰	h	Н	t	H	H	t	H	F	f	i	H	E		=	_	_	1	
		H	H	t	H	Н	t	Н	H	t	Н	÷	f	E	H	1		=				
		H	H	ł	H	Н	÷	Н	H	Ŧ	Н	2	ł	ł	H	Ŀ		=		=	1	_
		H	H	ł	μ	Ц	+	Η	H	ŧ	μ	l	ł	l	H	E					1	
		μ	ł	ł	μ	Ц	1	Ľ	H	ţ	μ	٢	ļ	ſ	P	E		Ē				
	l	l	J	ſ	L	L	1	Ľ	Ľ	t			l	ſ		F		=			1	
	ľ	L		I	L	Ľ	1	Ľ		L			I	ſ	D	F		Ξ				
		I	U	1	I		I	ſ		E	ſ				Ľ		-	=			1	
			٥	1	ſ		I			I	Γ		J	F	H	E		E	-			
	ľ	T	A	T	ĥ	Ē	Т	ľ	T	Ŧ	П		1	F	H	E		=	_			
		P	H	T	h	ľ	T	ĥ		T			1	Ē	H	E	1	=	_			_
		n		1	h	F1	t	h		t			f	Ē	H	E		=	_			_
		۲	H	t	۲	Н	t	H	H	t	H	F	f	i.		E		Ξ	_			_
	ł	н	H	٠	H	Н	t	Н	H	t	Н	2	f	1			-	=				
		H		÷	H	Н	٠	н	H	Ŧ	Н	2					F	=		=	1	_
		H	1	ł	H	Ч	+	H	Ц	ŧ						E	-	=				_
		L	ų	4	L	U	1	Ľ	l	t	L	2	L	ł		E		=				_
		E		1	F	E		Ŀ		F	H		J		Н	F	1					_
	ľ	ľ		I	ľ	Ľ	I	ß		f	ſ		J	H	Ц	F		=				
			1	1	ſ	Ľ	I	ľ		I	Γ		J	e	H	F		=				_
	1	ľ	٥	1	ſ	r	T	Г	T	Ĩ	٢		1	F		t		E			í	
		r	1	1	f	r	t	f	t	t	f	Í	Í	Ē		E		=			í	
	ł	۲	h	t	۲	۲	t	۲		t	۲	۲	f	l		F					į	
		h	ł	ł	f	H	f	H	H	f	۲	٩	f	f	H	F		Ξ			j	
		1		ł	h	H	t	۲	H	ł	۲	۲	f	f	H	F		Ξ			2	
		H		ł	۲	Ч	+	μ	H	ŧ	μ	٢	ł		H			2			2	
	ł	H	H	ł	μ	Ц	1	μ	4	ţ	μ	٢	ł									
	ĺ	ſ		Í	Ĥ	É	1	1	1	E	1		I	L	Ц	F						



Summary

- Front-end
 - The 64-channel layout finished
 - Post simulation results are good
 - Some layout needs to be modified for fitting the back-end
- Back-end
 - SEU protection included
 - Some reset function included
 - Ready for integration
- Submit at the beginning of May, 2016

Thank you!