

- The architecture (now) and how it is connected to the DAQ
- The R&D proposal to write a TDR: schedule, costs, institutions
- Physics case
- FTKSIM package for FTK simulation
- Conclusions

Paola Giannetti Istituto Nazionale di Fisica Nucleare Pisa



FTK idea: Let's exploit the CDF effort also for LHC!



If we do a big effort (CDF), let's use it as much as possible!

FTK for LHC L2 @GR V 1999-2001→Upgrade @CDF 2003-08

IEEE Trans. Nucl. Sci. 48, 575 (2001)

IEEE Trans. Nucl. Sci. 48, 595 (2001) IEEE Trans. Nucl. Sci. 48, 1313 (2001) IEEE Trans. Nucl. Sci. 51, 391 (2004) IEEE Trans. Nucl. Sci. 55, 145 (2008)

Let's use it also @ L1

"The CDF Associative Memory for a Level-1 Tracking System at CMS", Real-Time Conference, 2007 15th IEEE-NPSS, Fermilab, Page(s):1 - 4

The Associative Memory for the Self-Triggered SLIM5 Silicon Telescope, IEEE 2008

2





Inside Fast-Track



2/9/2009



Inside Fast-Track





FTK sector Size







AM chips from 1992 to 2005









• (90's) Full custom VLSI chip - 0.7µm (INFN-Pisa)

128 patterns/chip, 6x12bit words each

F. Morsani et al., "The AMchip: a Full-custom MOS VLSI Associative memory for Pattern Recognition", IEEE Trans. on Nucl. Sci., vol. 39, pp. 795-797, (1992).

On the opposite side: **FPGA** for the same AMchip

0,45 µm (INFN-Pisa)

P. Giannetti et al. "A Programmable Associative Memory for Track Finding", Nucl. Intsr. and Meth., vol. A413/2-3, pp.367-373, (1998).

In the middle: **Standard Cell 0.18** μ m (INFN-Pisa-Ferrara) \rightarrow 5000 pattern/chip AMchip

L. Sartori, A. Annovi et al., "A VLSI Processor for Fast Track Finding Based on Content Addressable Memories", **IEEE Transactions on Nuclear Science,** Volume 53, Issue 4, Part 2, Aug. **2006** Page(s):2428 - 2433

2/9/2009



University of Chicago

E. Brubaker, M. Dunford, A. Kapliy, Y.K. Kim, M. Shochet, K. Yorita Laboratori Nazionali di Frascati

A. Annovi, M. Berretta, P.Laurelli

Harward University

M. Franklin, J. Guimaraes da Costa, C. Mills, M. Morii, J. Oliver

University of Illinois

C. Ciobanu, T. Liss, M. Neubauer

Dipartimento di Fisica e Istituto Nazionale Fisica Nucleare Pisa

V. Cavasinni, F. Crescioli, M. Dell'Orso, T. Del Prete, A. Dotti, P. Giannetti, G. Punzi, C. Roda, F. Sarri, I. Vivarelli, G. Volpi

Istituto Nazionale Fisica Nucleare Roma

M. Rescigno

New Institutions.: Argonne Lab USA (Jinlong Zhang)- Waseda Japan (Kohei Yorita)

- R&D Proposal to work on TDR: presented in July 07. Decision March 08
- 1 year to produce the TDR (2009)
- 3 years to build the system (2010-2012)
- first data taking with baseline LHC (10³⁴ cm⁻² s⁻¹)
- upgrade for SLHC with possible extension @ level 1

2M±2M\$ Usa: 2M\$? Italy: x00 k€? Japan: ?









Efficiency & jet rejection could be enhanced by using tracks before calorimeters.



Physics case for $\tau\text{-tagged samples: one example is}$ VBF $\;\;$ Hqq $\rightarrow \tau_h \tau_h qq$

FTK

ATLFAST (9.0.4) 6 signal events and 4 bg events in 30 fb⁻¹ (bg : Z+jets,ttbar,QCD dijets) with baseline trigger menu tau35i+XE45 foreseen for a luminosity of $2*10^33$ cm⁻²s⁻¹







e Volpi

IEEE Trans. Nucl. Sci. 55, 145 (2008) poi BS -> μμ K* Atlas: Level 1: 2MU6, Level 2: refine muons with tracks Level 3: reconstruct & refine Bs Atlas+FTK: Level 1: 1MU6, Level 2: refine muons with tracks

+ reconstruct & refine Bs Level 3....





 \rightarrow Isolation with tracks of Pt>Th and from right vertex

Only 7 vertices!

Ζ

15 cm/500=300 μ

More stable than calorimetric isolation against pile-up! Lower Lepton thresholds! M. Dunford (Chicago)- Jinlong Zhang (ANL)





• FTKsim is almost complete, but still un-friendly. Monitoring plots have been added. Insertion into Athena still in progress

- Timing study and hardware architecture choice: in progress this is the most complex part at the moment.
- Tau-jet and b-jet tagging performances at 10 **34 near to be ready
- Firmware/hardware development in progress: minimum needed for a reliable timing evaluation.





BACKUP SLIDES



✓ <u>Complete the FTK simulator:</u>

- use raw silicon hits as input instead of space points A. Kapliy, K. Yorita Chicago – Done.
- rapidity coverage extension from |η| < 1 to |η| < 2.5. C.
 Mills Harvard Done
- very fast program for track road generation for FTKSim. F. Crescioli, G. Punzi Pisa – Done
- porting FTKSim into ATHENA A. Cerri (CERN)& M.
 Dunford (Chicago) strongly involved into commissioning & Run – Partially Done G.Volpi going ahead low priority



Layer -to- logical layer conversion

Silicon Geometry



✓ <u>Study FTK performance as a function of instantaeous</u> <u>luminosity (A.Kaplin-Chicago, A. McCarn-Illinois)</u>:

✓ <u>Determine the optimal size of the AM system</u>: G. Volpi, G. Punzi, M. Dell'Orso work in progress to handle overlap regions \rightarrow specific tools to clean-up the bank relative to overlap regions ✓ **Produce specifications for each board**: DF (strips & pixels), DO, AM, TF: in progress DF: pixel 2D cluster finding, A. Annovi (Frascati); DF Mother board + Slinks etc (Argonne National Laboratory) AM: new prototype M.Piendibene, F.Crescioli, P.Giannetti (Pisa) – design new small chip in 2009 L.Sartori (Pisa). □ Track Fitter: from the CDF GigaFitter to a new powerful system for LHC (Pisa – Chicago) **Data Organizer:** waiting for AM & TF decisions (M. Neubauer ILL) Global FTK Timing studies: work in progress, K. Yorita (left Chicago, moved to Waseda-Japan) Ievel-2 timing - same samples: in progress (M. Neubauer ILL) **Connection to ROS-L2 CPUs** (Waseda-Japan) ✓ **Specify the needed firmware**: in progress



Performances (A. Kapliy): : FTK (red) with lpatrec (blue)





Performances (A. Kapliy): : FTK (red) with lpatrec (blue) WHbb @ 10^34 (11L & 7 L): fakes?

Number of tracks/event



FTK has much more fakes than **IPATREC** FTK has same behaviour as **IPATREC**



2/9/2009









Next step: apply the plots to physics case

 $Z \rightarrow bb$, Hbb, Hidden Valley, qqH \rightarrow qq $\tau\tau$, + B \rightarrow K^{*}µµ + track-based lepton isolation



Data Flow





Total 120 S-links 15 S-links/region

Clustering board

Several modules merged by 1 ROD 16 FE chips merged by 1 module **Design clustering for 1 module** Modules processed sequentially Total hit rate < 40MHz Events @ 100kHz ---> less than 400 average hits/ROD





Readout logic





 $^{\circ}_{\circ}$ X 320 pixels in a column



How does it work?





Shift of hits comes for free! Just use the slice as a circular buffer in the eta direction. Then hits are shifted by redefining first column.

An initial Timing Model for the FTK Core Data Driven system, pipeline simulation, event sync

